## PIC32MX1XX/2XX Family Silicon Errata and Data Sheet Clarification

The PIC32MX1XX/2XX family devices that you have received conform functionally to the current Device Data Sheet (DS61168**D**), except for the anomalies described in this document.

The errata described in this document will be addressed in future revisions of the PIC32MX1XX/2XX silicon.

Note: The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1 and Table 2. The last column of each table represents the latest silicon revision for the devices listed. The silicon issues are summarized in Table 3.

Data Sheet clarifications and corrections start on page 6, following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB<sup>®</sup> IDE and Microchip's programmers, debuggers and emulation tools, which are available at the Microchip corporate web site (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger:

- 1. Using the appropriate interface, connect the device to the hardware debugger.
- 2. Open an MPLAB project.
- Configure the MPLAB project for the appropriate device and hardware debugger.
- 4. Based on the version of MPLAB you are using, do one of the following:
  - a) For MPLAB 8, select <u>Programmer ></u> Reconnect.
  - b) For MPLAB X, select <u>Window > Dash-board</u> and then click the **Refresh**Debug Tool Status icon ( ).
- Depending on the development tool used, the part number and the Device and Revision ID values appear in the **Output** window.

**Note:** If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The Device and Revision ID values for the various silicon revisions are provided in Table 1 and Table 2.

TABLE 1: SILICON DEVREY VALUES FOR DEVICES WITH 16/32 KB FLASH

Deat Neverber	Device ID <sup>(1)</sup>	Revision ID for S	Silicon Revision <sup>(1)</sup>
Part Number	Device ID(+)	A0	A1
PIC32MX110F016B	0x04A07053		
PIC32MX110F016C	0x04A09053		
PIC32MX110F016D	0x04A0B053		
PIC32MX210F016B	0x04A01053		
PIC32MX210F016C	0x04A03053		
PIC32MX210F016D	0x04A05053	0,40	0.4
PIC32MX120F032B	0x04A06053	0x0	0x1
PIC32MX120F032C	0x04A08053		
PIC32MX120F032D	0x04A0A053		
PIC32MX220F032B	0x04A00053		
PIC32MX220F032C	0x04A02053		
PIC32MX220F032D	0x04A04053		

**Note 1:** Refer to the "PIC32MX Flash Programming Specification" (DS61145) for detailed information on Device and Revision IDs for your specific device.

TABLE 2: SILICON DEVREV VALUES FOR DEVICES WITH 64/128 KB FLASH

Deat Newshan	Device ID <sup>(1)</sup>	Revision ID for S	Silicon Revision <sup>(1)</sup>
Part Number	Device ID(*)	A0	A1
PIC32MX130F064B	0x04D07053		
PIC32MX130F064C	0x04D09053		
PIC32MX130F064D	0x04D0B053		
PIC32MX230F064B	0x04D01053		
PIC32MX230F064C	0x04D03053		
PIC32MX230F064D	0x04D05053	0.40	0.4
PIC32MX150F128B	0x04D08053	0x0	0x1
PIC32MX150F128C	0x04D08053		
PIC32MX150F128D	0x04D0A053		
PIC32MX250F128B	0x04D00053		
PIC32MX250F128C	0x04D02053		
PIC32MX250F128D	0x04D04053		

**Note 1:** Refer to the "PIC32MX Flash Programming Specification" (DS61145) for detailed information on Device and Revision IDs for your specific device.

TABLE 3: SILICON ISSUE SUMMARY

				Affecte	d Dev	Device	
Module	Feature	Item #	Issue Summary	Flash Memory	_	con ision	
				(KB)	Α0	<b>A1</b>	
Voltage	BOR	1.	Device may not exit Brown-out Reset (BOR) state if a	16/32	Х		
Regulator	BOK	1.	BOR event occurs.	64/128	Х		
Oscillator	Clock Switch	2.	If a Fail-Safe Clock Monitor (FSCM) event occurs when Primary Oscillator (Posc) mode is used, firmware clock	16/32	Х	Х	
Oscillator	Clock Switch	2.	switch requests to switch from FRC mode will fail.	64/128	Х	Х	
I2C™	Slave Mode	3.	The I <sup>2</sup> C module does not respond to address 0x78 when the STRICT and A10M bits are cleared in the I2CxCON	16/32	Х	Х	
120	Slave Mode	3.	register.	64/128	Х	Х	
USB	UIDLE	4.	UIDLE interrupts cease if the UIDLE interrupt flag is	16/32	Х	Х	
USB	Interrupt	4.	cleared.	64/128	Х	Х	
ADC		5	The DNL parameter of the ADC module is not within the published data sheet specifications when the ADC	16/32	Х	Х	
ADC	_	5	module is operating at maximum conversion rate.	64/128	Х	Х	
ADC	CTMU	6.	Open selection for Channel 0 positive input is not	16/32	Х	Х	
ADC	Calibration	0.	functional.	64/128			
ADC	Conversion Trigger from	7.	The ADC module conversion triggers occur on the rising edge of the INTO signal even when INTO is configured to	16/32	Х	Х	
ADC	INTO Interrupt	7.	generate an interrupt on the falling edge.	64/128	Х	Х	
Parallel Master Port	Address Pins	8.	When the Parallel Master Port (PMP) module is enabled,	16/32	Х	Х	
(PMP)	Addiess Filis	0.	address pins cannot be used as GPIO output pins.	64/128	Х	Х	
I/O Ports	RA0 and RA1	9.	Output High Voltage (Voн) on pins RA0 and RA1 is not	16/32	Х	Х	
I/O FOILS	Output	9.	within the published data sheet specification.	64/128	Х	Х	
CPU	Data Write to	10.	A data write operation by the CPU to a peripheral may be repeated if an interrupt occurs during initial write	16/32	Х	Х	
CFU	a Peripheral	10.	operation.	64/128	Х	Х	
			A clock signal is present on the CLKO pin, regardless of the clock source and setting of the CLKO Enable Configuration bit, during a Power-on Reset (POR) condition.		Х	Х	
Oscillator	Clock Out	11.			Х	Х	
Input Capture	Idle Mode and Sleep Mode	12	All input capture modes selectable by ICM<2:0>, with the exception of Interrupt-only mode, will not work when the	16/32	Х	Х	
5 5 p 1 6 1 6	2.5-1		CPU enters Idle mode or Sleep mode.	64/128	Х	Х	

**Legend:** An 'X' indicates the issue is present in this revision of silicon;

Shaded cells with an Em dash ('—') indicate that this silicon revision does not exist for this issue; Blank cells indicate an issue has been corrected in this revision of silicon.

#### Silicon Errata Issues

Note:

This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. The table provided in each issue indicates which issues exist for a particular revision of silicon based on memory size.

#### 1. Module: Voltage Regulator

Device may not exit the Brown-out Reset (BOR) state if a BOR event occurs.

#### Work arounds

#### Work around 1:

VDD must remain within the published specification (see parameter DC10 of the device data sheet).

#### Work around 2:

Reset the device by providing the Power-on Reset (POR) condition.

#### Affected Silicon Revisions

Device Flash		Devi	ice Silic	on Revi	ision	
Memory (KB)	A0	<b>A</b> 1				
16/32	Х					
64/128	Х					

#### 2. Module: Oscillator

If the Primary Oscillator (Posc) mode is implemented and a Fail-Safe Clock Monitor (FSCM) event occurs (failure of the external primary clock), the internal clock source will switch to the FRC oscillator. Subsequent firmware clock switch requests from the FRC oscillator to other clock sources will fail and the device will continue to execute on the FRC oscillator. On repair of the external clock source and a power-on state, the device will resume operation with the primary oscillator clock source.

#### Work around

None.

#### Affected Silicon Revisions

Device Flash Memory (KB)		Devi	ice Silic	on Revi	sion	
	A0	A1				
16/32	X	Х				
64/128	X	Χ				

#### 3. Module: I<sup>2</sup>C™

The slave address, 0x78, is one of a group of reserved addresses. It is used as the upper byte of a 10-bit address when 10-bit addressing is enabled. The I<sup>2</sup>C module control register allows the programmer to enable both 10-bit addressing and strict enforcement of reserved addressing, with the A10M and STRICT bits, respectively. When both bits are cleared, the device should respond to the reserved address 0x78, but it does not.

#### Work around

None.

#### Affected Silicon Revisions

Device Flash Memory (KB)		Dev	ice Silic	on Revi	sion	
	A0	A1				
16/32	Х	Х				
64/128	Х	Х				

#### 4. Module: USB

If the bus has been idle for more than 3 ms, the UIDLE interrupt flag is set. If software clears the interrupt flag and the bus remains idle, the UIDLE interrupt flag will not be set again.

#### Work around

Software can leave the UIDLE bit set until it has received some indication of bus resumption (i.e., Resume, Reset, SOF, or Error).

Note:

Resume and Reset are the only interrupts that should be following UIDLE assertion. If the UIDLE bit is set, it should be okay to suspend the USB module (as long as this code is protected by the GUARD and/or ACTPEND logic). This will require software to clear the UIDLE interrupt enable bit to exit the USB ISR (if using interrupt driven code).

#### Affected Silicon Revisions

Device Flash Memory (KB)		Dev	ice Silic	on Revi	sion	
	A0	A1				
16/32	Х	Х				
64/128	Х	Х				

#### 5. Module: ADC

If the ADC module is configured to operate at a maximum conversion rate of 1.1 Msps, missing codes are possible every  $2^5$  codes and the DNL parameter will not be within the published specification.

#### Work around

Configure the ADC module to operate for a maximum conversion rate of 500 ksps.

#### Affected Silicon Revisions

Device Flash Memory (KB)		Devi	ice Silic	on Revi	sion	
	A0	A1				
16/32	X	Х				
64/128	X	Х				

#### 6. Module: ADC

If the ADC module is used in conjunction with the CTMU module in Absolute Capacitive/Time Measurement mode, Channel 0 positive input must remain open (CH0SA<3:0> = 1111 or CH0SB<3:0> = 1111) during calibration step. However, open selection for Channel 0 positive input is not functional and connects this input to AVss.

#### Work around

Use the ADC and CTMU modules for relative capacitive/time measurement, where calibration step is not required.

#### Affected Silicon Revisions

Device Flash Memory (KB)		Dev	ice Silic	on Revi	sion	
	A0	A1				
16/32	Х	Х				
64/128						

#### 7. Module: ADC

When the ADC module is configured to start conversion on an external interrupt (SSRC<2:0> = 001), the start of conversion always occurs on a rising edge detected at the INTO pin, even when the INTO pin has been configured to generate an interrupt on a falling edge (INTOEP = 0).

#### Work around

Generate ADC conversion triggers on the rising edge of the INT0 signal.

Alternately, use external circuitry to invert the signal appearing at the INT0 pin, so that a falling edge of the input signal is detected as a rising edge by the INT0 pin.

#### Affected Silicon Revisions

	Device Flash Memory (KB)		Dev	ice Silic	on Revi	sion	
		A0	A1				
	16/32	Х	Х				
	64/128	Х	Х				

#### 8. Module: Parallel Master Port (PMP)

If the PMP module is enabled, any pin with a PMP addressing capability (PMAx) cannot be used as a general purpose output pin, even when the corresponding PTEN<10:0> bit in the PMAEN register is cleared. All other functionality on these pins, including GPIO input functionality is not affected.

#### Work around

To use a GPIO pin as an output when this pin is shared with PMP addressing functionality and PMP is enabled, do the following:

- Enable PMP addressing by setting the corresponding PTEN<10:0> bit in the PMAEN register.
- Instead of using corresponding LATx registers to output GPIO data, use the PMADDR register.

#### Affected Silicon Revisions

Device Flash		Dev	ice Silic	on Revi	sion	
Memory (KB)	A0	A1				
16/32	Х	Х				
64/128	Х	Х				

#### 9. Module: I/O Ports

Output High Voltage (VOH) on pins RA0 and RA1 is not within the published data sheet specification if I2C1 module is enabled.

#### Work around

Disable slew rate control of the I2C1 module by setting the DISSLW bit (I2C1CON<9>).

#### Affected Silicon Revisions

Device Flash		Devic	e Silic	on Rev	ision	
Memory (KB)	A0	A1				
16/32	Х	Х				
64/128	Х	Х				

#### 10. Module: CPU

During normal operation, if a CPU write operation is interrupted by an incoming interrupt, it should be aborted (not completed) and resumed after the interrupt is serviced. However, some of these write operations may not be aborted, resulting in a double write to peripherals by the CPU (the first write during the interrupt and the second write after the interrupt is serviced).

#### Work around

Most peripherals are not affected by this issue, as a double write will not have a negative impact. However, the following communication peripherals will double-send data if their respective transmit buffers are written twice: SPI, I<sup>2</sup>C, UART and PMP. To avoid double transmission of data, utilize DMA to transfer data to these peripherals or disable interrupts while writing to these peripherals.

#### **Affected Silicon Revisions**

Device Flash Memory (KB)	Device Silicon Revision						
	A0	<b>A</b> 1					
16/32	Х	Х					
64/128	Χ	Х					

#### 11. Module: Oscillator

A clock signal is present on the CLKO pin, regardless of the clock source and setting of the CLKO Enable Configuration bit, OSCIOFNC (DEVCFG1<10>), during a Power-on Reset (POR) condition.

#### Work around

Do not connect the CLKO pin to a device that would be adversely affected by rapid pin toggling or a frequency other than that defined by the oscillator configuration. Do not use the CLKO pin as an input if the device connected to the CLKO pin would be adversely affected by the pin driving a signal out.

#### Affected Silicon Revisions

Device Flash Memory (KB)	Device Silicon Revision						
	A0	A1					
16/32	Χ	Χ					
64/128	Х	Х					

#### 12. Module: Input Capture

All input capture modes selectable by ICM<2:0>, with the exception of Interrupt-only mode, will not work when the CPU enters Idle or Sleep mode.

#### Work around

Configure the Input Capture module for Interruptonly mode (ICM<2:0> = 111) when the CPU is in Sleep or Idle mode.

#### Affected Silicon Revisions

Device Flash Memory (KB)	Device Silicon Revision					
	A0	A1				
16/32	Χ	Х				
64/128	Х	Х				

#### **Data Sheet Clarifications**

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS61168**D**):

**Note:** Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

None to report at this time.

#### APPENDIX A: REVISION HISTORY

#### Rev A Document (10/2011)

Initial release of this document; issued for revision A0 silicon.

Includes silicon issues 1 (Voltage Regulator), 2 (Oscillator), 3 ( $I2C^{TM}$ ), 4 (USB), 5 (ADC), 6 (ADC), 7 (ADC), 8 (Parallel Master Port (PMP)), and 9 (I/O Ports).

#### Rev B Document (2/2012)

Added silicon revision A1 for 16/32 KB Flash devices.

Added 64/128 KB Flash devices.

Added silicon issues 10 (CPU) and 11 (Oscillator).

#### Rev C Document (4/2012)

Updated silicon issue 10 (CPU).

Added silicon issue 12 (Input Capture).

**NOTES:** 

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
  mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$  is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2011-2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-62076-164-9

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



## Worldwide Sales and Service

#### **AMERICAS**

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago

Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** 

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

**Asia Pacific Office** 

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing

Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou

Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2401-1200

Fax: 852-2401-3431

China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai

Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka

Tel: 81-66-152-7160 Fax: 81-66-152-9310

Japan - Yokohama

Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu

Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang

Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065

Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung

Tel: 886-7-536-4818 Fax: 886-7-330-9305

Taiwan - Taipei

Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### **EUROPE**

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** 

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

11/29/11

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## Microchip:

```
        PIC32MX110F016D-I/ML
        PIC32MX120F032D-I/ML
        PIC32MX120F032D-I/TL
        PIC32MX210F016D-I/TL

        PIC32MX110F016B-V/SO
        PIC32MX110F016B-V/SS
        PIC32MX110F016D-V/PT
        PIC32MX110F016D-V/TL

        PIC32MX120F032B-V/SO
        PIC32MX120F032D-V/ML
        PIC32MX210F016B-V/SO
        PIC32MX210F016D-V/TL

        PIC32MX220F032B-V/SO
        PIC32MX220F032D-V/PT
        PIC32MX210F016BT-V/SO
        PIC32MX120F032DT-V/TL

        PIC32MX210F016B-V/SP
        PIC32MX220F032BT-V/SS
        PIC32MX220F032BT-V/ML
        PIC32MX210F016DT-V/TL
        PIC32MX220F032BT-V/SD

        PIC32MX120F032BT-V/SS
        PIC32MX220F032DT-V/ML
        PIC32MX220F032BT-V/TL
        PIC32MX220F032BT-V/TL
```