8-bit serial-in/parallel-out shift register

Rev. 1 — 5 July 2013

Product data sheet

1. General description

The 74AHC164-Q100; 74AHCT164-Q100 shift register is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7A.

The 74AHC164-Q100; 74AHCT164-Q100 input signals are 8-bit serial through one of two inputs (DSA or DSB). Either input can be used as an active HIGH enable for data entry through the other input. Both inputs must be connected together or an unused input must be tied HIGH.

Data shifts one place to the right on each LOW-to-HIGH transition of the clock input (CP). It enters into output Q0, which is a logical AND of the two data inputs (DSA and DSB). These data inputs existed one set-up time, prior to the rising clock edge.

A LOW-level on the master reset (\overline{MR}) input overrides all other inputs and clears the register asynchronously, forcing all outputs LOW.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Balanced propagation delays
- All inputs have Schmitt-trigger actions
- Inputs accept voltages higher than V_{CC}
- Input levels:
 - For 74AHC164-Q100: CMOS level
 - ◆ For 74AHCT164-Q100: TTL level
- ESD protection:
 - MIL-STD-883, method 3015 exceeds 2000 V
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
- Multiple package options




8-bit serial-in/parallel-out shift register


3. Ordering information

Type number	Package			
Type number	Гаскауе	1	1	1
	Temperature range	Name	Description	Version
74AHC164-Q100				
74AHC164D-Q100	–40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1
74AHC164PW-Q100	–40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1
74AHC164BQ-Q100	–40 °C to +125 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body $2.5 \times 3 \times 0.85$ mm	SOT762-1
74AHCT164-Q100				
74AHCT164D-Q100	–40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1
74AHCT164PW-Q100	–40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1
74AHCT164BQ-Q100	–40 °C to +125 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body $2.5 \times 3 \times 0.85$ mm	SOT762-1

4. Functional diagram




8-bit serial-in/parallel-out shift register



8-bit serial-in/parallel-out shift register

5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2.	Pin description	
Symbol	Pin	Description
DSA	1	serial data input A
DSB	2	serial data input B
Q0	3	output 0
Q1	4	output 1
Q2	5	output 2
Q3	6	output 3
GND	7	ground (0 V)
СР	8	clock input (LOW-to-HIGH edge-triggered)
MR	9	master reset input (active LOW)
Q4	10	output 4
Q5	11	output 5
Q6	12	output 6
Q7	13	output 7
V _{CC}	14	supply voltage

8-bit serial-in/parallel-out shift register

6. Functional description

Operating mode	Control		Input		Output	
	MR	СР	DSA	DSB	Q0	Q1 to Q7
Reset (clear)	L	Х	х	х	L	L to L
Shift	Н	\uparrow	I	I	L	q0 to q6
			I	h	L	q0 to q6
			h	I	L	q0 to q6
			h	h	Н	q0 to q6

Table 3. Function table^[1]

[1] H = HIGH voltage level;

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition;

L = LOW voltage level;

I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition;

 \uparrow = LOW-to-HIGH transition;

X = don't care;

q = lower case letter indicates the state of the referenced input one set-up time prior to the LOW-to-HIGH transition.

7. Limiting values

Table 4.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+7.0	V
VI	input voltage		-0.5	+7.0	V
I _{IK}	input clamping current	$V_{I} < -0.5 V$	<u>[1]</u> –20	-	mA
I _{OK}	output clamping current	$V_{\rm O}$ < –0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V	<u>[1]</u> –20	+20	mA
I _O	output current	$V_{O} = -0.5 \text{ V}$ to ($V_{CC} + 0.5 \text{ V}$)	-25	+25	mA
l _{cc}	supply current		-	+75	mA
I _{GND}	ground current		-75	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C$	<u>[2]</u> _	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For SO14 packages: above 70 °C the value of P_{tot} derates linearly at 8 mW/K.

For TSSOP14 packages: above 60 °C the value of P_{tot} derates linearly at 5.5 mW/K. For DHVQFN14 packages: above 60 °C the value of P_{tot} derates linearly at 4.5 mW/K.

8-bit serial-in/parallel-out shift register

8. Recommended operating conditions

Table 5.	Operating conditions					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
74AHC16	64-Q100					
V _{CC}	supply voltage		2.0	5.0	5.5	V
VI	input voltage		0	-	5.5	V
Vo	output voltage		0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	V_{CC} = 3.0 V to 3.6 V	-	-	100	ns/V
		V_{CC} = 4.5 V to 5.5 V	-	-	20	ns/V
74AHCT1	64-Q100					
V _{CC}	supply voltage		4.5	5.0	5.5	V
VI	input voltage		0	-	5.5	V
Vo	output voltage		0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	V_{CC} = 4.5 V to 5.5 V	-	-	20	ns/V

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C 1	to +85 °C	–40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Max	
74AHC1	64-Q100							1	1	
V _{IH} HIGH-level		V _{CC} = 2.0 V	1.5	-	-	1.5	-	1.5	-	V
	input voltage	V _{CC} = 3.0 V	2.1	-	-	2.1	-	2.1	-	V
		V _{CC} = 5.5 V	3.85	-	-	3.85	-	3.85	-	V
V _{IL} LOW-level		V _{CC} = 2.0 V	-	-	0.5	-	0.5	-	0.5	V
	input voltage	V _{CC} = 3.0 V	-	-	0.9	-	0.9	-	0.9	V
		V _{CC} = 5.5 V	-	-	1.65	-	1.65	-	1.65	V
V _{OH} H	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_{O} = -50 \ \mu A; \ V_{CC} = 2.0 \ V$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_{O} = -50 \ \mu A; \ V_{CC} = 3.0 \ V$	2.9	3.0	-	2.9	-	2.9	-	V
		I_{O} = -50 μ A; V_{CC} = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.58	-	-	2.48	-	2.40	-	V
		$I_{O} = -8.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.94	-	-	3.80	-	3.70	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_{O} = 50 \ \mu A; \ V_{CC} = 2.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_{O} = 50 \ \mu A; \ V_{CC} = 3.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 50 \ \mu A; V_{CC} = 4.5 \ V$	-	0	0.1	-	0.1	-	0.1	V
		I_{O} = 4.0 mA; V_{CC} = 3.0 V	-	-	0.36	-	0.44	-	0.55	V
		I _O = 8.0 mA; V _{CC} = 4.5 V	-	-	0.36	-	0.44	-	0.55	V

74AHC_AHCT164_Q100

All information provided in this document is subject to legal disclaimers.

8-bit serial-in/parallel-out shift register

Symbol	Parameter	Conditions		25 °C		–40 °C [∙]	to +85 °C	–40 °C t	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	1
I	input leakage current	$V_I = 5.5 V \text{ or GND};$ $V_{CC} = 0 V \text{ to } 5.5 V$	-	-	0.1	-	1.0	-	2.0	μA
сс	supply current	$\label{eq:VI} \begin{array}{l} V_{I} = V_{CC} \text{ or } GND; \ I_{O} = 0 \ A; \\ V_{CC} = 5.5 \ V \end{array}$	-	-	4.0	-	40	-	80	μA
Cı	input capacitance		-	3	10	-	-	-	-	pF
74AHCT	164-Q100									
V _{IH}	HIGH-level input voltage	V_{CC} = 4.5 V to 5.5 V	2.0	-	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	V_{CC} = 4.5 V to 5.5 V	-	-	0.8	-	0.8	-	0.8	V
V _{OH} HIGH-level		$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = -50 μA	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = -8.0 mA	3.94	-	-	3.80	-	3.70	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = 50 μA	-	0	0.1	-	0.1	-	0.1	V
		I _O = 8.0 mA	-	-	0.36	-	0.44	-	0.55	V
I	input leakage current	$V_I = 5.5 V \text{ or GND};$ $V_{CC} = 0 V \text{ to } 5.5 V$	-	-	0.1	-	1.0	-	2.0	μA
l _{cc}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V	-	-	4.0	-	40	-	80	μΑ
∆l _{CC}	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V}; I_O = 0 \text{ A};$ other pins at V_{CC} or GND; $V_{CC} = 4.5 \text{ V}$ to 5.5 V	-	-	1.35	-	1.5	-	1.5	mA
CI	input capacitance		-	3	10	-	-	-	-	pF

Table 6. Static characteristics ... continued

8-bit serial-in/parallel-out shift register

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit, see <u>Figure 10</u>.

Symbol	Parameter	Conditions			25 °C		−40 °C	to +85 °C	-40 °C t	to +125 °C	Unit
				Min	Typ <mark>[1]</mark>	Max	Min	Max	Min	Max	
74AHC1	64-Q100										
t _{pd}	propagation	CP to Qn; see Figure 7	[2]								
	delay	V_{CC} = 3.0 V to 3.6 V									
		C _L = 15 pF		-	6.5	12.8	1.0	15.0	1.0	16.0	ns
		C _L = 50 pF		-	9.3	16.3	1.0	18.5	1.0	20.5	ns
		V_{CC} = 4.5 V to 5.5 V									
		C _L = 15 pF		-	4.5	9.0	1.0	10.5	1.0	11.5	ns
		C _L = 50 pF		-	6.4	11.0	1.0	12.5	1.0	14.0	ns
		MR to Qn; see Figure 8	[3]								
		V_{CC} = 3.0 V to 3.6 V									
		C _L = 15 pF		-	5.3	12.8	1.0	15.0	1.0	16.0	ns
	C _L = 50 pF		-	7.6	16.3	1.0	18.5	1.0	20.5	ns	
	V_{CC} = 4.5 V to 5.5 V										
	C _L = 15 pF		-	4.0	8.6	1.0	10.0	1.0	11.0	ns	
		C _L = 50 pF		-	5.8	10.6	1.0	12.0	1.0	13.5	ns
f _{max} maximum	maximum	see Figure 7									
	frequency	V_{CC} = 3.0 V to 3.6 V									
		C _L = 15 pF		80	125	-	65	-	50	-	MHz
		C _L = 50 pF		50	75	-	45	-	35	-	MHz
		V_{CC} = 4.5 V to 5.5 V									
		C _L = 15 pF		125	175	-	105	-	85	-	MHz
		C _L = 50 pF		85	115	-	75	-	65	-	MHz
t _W	pulse width	CP HIGH or LOW; see Figure 7									
		V_{CC} = 3.0 V to 3.6 V		5.0	-	-	5.0	-	5.0	-	ns
		V_{CC} = 4.5 V to 5.5 V		5.0	-	-	5.0	-	5.0	-	ns
t _{WL}	pulse width	MR; see Figure 8									
	LOW	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		5.0	-	-	5.0	-	5.0	-	ns
		V_{CC} = 4.5 V to 5.5 V		5.0	-	-	5.0	-	5.0	-	ns
t _{su}	set-up time	DSA, DSB to CP; see Figure 9									
		V _{CC} = 3.0 V to 3.6 V		5.0	-	-	6.0	-	6.0	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		4.5	-	-	4.5	-	4.5	-	ns
t _h	hold time	DSA, DSB to CP; see Figure 9									
		V _{CC} = 3.0 V to 3.6 V		1.5	-	-	1.5	-	1.5	-	ns
	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		2.0	-	-	2.0	-	2.0	-	ns	

74AHC_AHCT164_Q100
Product data sheet

8-bit serial-in/parallel-out shift register

Symbol	Parameter	Conditions			25 °C		–40 °C	to +85 °C	–40 °C t	to +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	Min	Max	
t _{rec}	recovery	MR to CP; see Figure 8									
	time	V_{CC} = 3.0 V to 3.6 V		2.5	-	-	2.5	-	2.5	-	ns
	V_{CC} = 4.5 V to 5.5 V		2.5	-	-	2.5	-	2.5	-	ns	
C _{PD}	power dissipation capacitance	$f_i = 1 \text{ MHz}; V_1 = \text{GND to } V_{\text{CC}}$	<u>[4]</u>	-	48	-	-	-	-	-	pF
74AHCT	164-Q100; V _C	_C = 4.5 V to 5.5 V									
t _{pd}		CP to Qn; see Figure 7	[2]								
	delay	C _L = 15 pF		-	3.4	9.0	1.0	10.5	1.0	11.5	ns
		C _L = 50 pF		-	4.9	11.0	1.0	12.5	1.0	14.0	ns
		MR to Qn; see Figure 8	[3]								
		C _L = 15 pF		-	3.5	8.6	1.0	10.0	1.0	11.0	ns
		C _L = 50 pF		-	5.0	10.6	1.0	12.0	1.0	13.5	ns
f _{max}	maximum	see Figure 7									
	frequency	C _L = 15 pF		125	175	-	105	-	85	-	MH
		C _L = 50 pF		85	115	-	75	-	65	-	MH
t _W	pulse width	CP HIGH or LOW; see <u>Figure 7</u>		5.0	-	-	5.0	-	5.0	-	ns
t _{WL}	pulse width LOW	MR; see Figure 8		5.0	-	-	5.0	-	5.0	-	ns
t _{su}	set-up time	DSA, DSB to CP; see <u>Figure 9</u>		4.5	-	-	4.5	-	4.5	-	ns
t _h	hold time	DSA, DSB to CP; see <u>Figure 9</u>		2.0	-	-	2.0	-	2.0	-	ns
t _{rec}	recovery time	MR to CP; see Figure 8		2.5	-	-	2.5	-	2.5	-	ns
C _{PD}	power dissipation capacitance	f_i = 1 MHz; V_I = GND to V_{CC}	<u>[4]</u>	-	51	-	-	-	-	-	pF

Table 7. Dynamic characteristics ... continued

[1] Typical values are measured at nominal supply voltage (V_{CC} = 3.3 V and V_{CC} = 5.0 V).

[2] t_{pd} is the same as t_{PLH} and t_{PHL} .

 $[3] \quad t_{pd} \mbox{ is the same as } t_{PHL} \mbox{ only.}$

[4] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $P_{D} = C_{PD} \times V_{CC}{}^{2} \times f_{i} \times N + \Sigma (C_{L} \times V_{CC}{}^{2} \times f_{o}) \text{ where:}$

 f_i = input frequency in MHz;

 $f_o = output frequency in MHz;$

 C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;


N = number of inputs switching;


 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.

All information provided in this document is subject to legal disclaimers.

8-bit serial-in/parallel-out shift register

11. Waveforms





8-bit serial-in/parallel-out shift register




Table 8.Measurement points

Туре	Input	Output
	V _M	V _M
74AHC164-Q100	$0.5 imes V_{CC}$	$0.5 \times V_{CC}$
74AHCT164-Q100	1.5 V	$0.5 \times V_{CC}$

NXP Semiconductors

74AHC164-Q100; 74AHCT164-Q100

8-bit serial-in/parallel-out shift register




Table 9. Test data

Туре	Input L		Load	Test	
	VI	t _r , t _f	CL		
74AHC164-Q100	V _{CC}	\leq 3.0 ns	15 pF, 50 pF	t _{PLH} , t _{PHL}	
74AHCT164-Q100	3.0 V	\leq 3.0 ns	15 pF, 50 pF	t _{PLH} , t _{PHL}	

8-bit serial-in/parallel-out shift register

12. Package outline




Fig 11. Package outline SOT108-1 (SO14)

All information provided in this document is subject to legal disclaimers.

8-bit serial-in/parallel-out shift register





Fig 12. Package outline SOT402-1 (TSSOP14)

All information provided in this document is subject to legal disclaimers.

8-bit serial-in/parallel-out shift register



DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 x 3 x 0.85 mm SOT762-1

Fig 13. Package outline SOT762-1 (DHVQFN14)

All information provided in this document is subject to legal disclaimers.

8-bit serial-in/parallel-out shift register

13. Abbreviations

AcronymDescriptionCDMCharged Device ModelCMOSComplementary Metal-Oxide SemiconductorESDElectroStatic DischargeHBMHuman Body ModelMMMachine Model	Table 10.	Abbreviations
CMOSComplementary Metal-Oxide SemiconductorESDElectroStatic DischargeHBMHuman Body Model	Acronym	Description
ESD ElectroStatic Discharge HBM Human Body Model	CDM	Charged Device Model
HBM Human Body Model	CMOS	Complementary Metal-Oxide Semiconductor
	ESD	ElectroStatic Discharge
MM Machine Model	HBM	Human Body Model
	MM	Machine Model
MIL Military	MIL	Military
TTL Transistor-Transistor Logic	TTL	Transistor-Transistor Logic

14. Revision history

Table 11. Revision history	,			
Document ID	Release date	Data sheet status	Change notice	Supersedes
74AHC_AHCT164_Q100 v.1	20130705	Product data sheet	-	-

8-bit serial-in/parallel-out shift register

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications - This NXP

Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

8-bit serial-in/parallel-out shift register

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

8-bit serial-in/parallel-out shift register

17. Contents

1	General description 1
2	Features and benefits 1
3	Ordering information 2
4	Functional diagram 2
5	Pinning information 4
5.1	Pinning 4
5.2	Pin description 4
6	Functional description 5
7	Limiting values 5
8	Recommended operating conditions 6
9	Static characteristics 6
10	Dynamic characteristics 8
11	Waveforms 10
12	Package outline 13
13	Abbreviations 16
14	Revision history 16
15	Legal information 17
15.1	Data sheet status 17
15.2	Definitions 17
15.3	Disclaimers
15.4	Trademarks
16	Contact information 18
17	Contents 19

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2013.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 5 July 2013 Document identifier: 74AHC_AHCT164_Q100

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

NXP:

 74AHC164BQ-Q100X
 74AHC164PW-Q100J
 74AHCT164D-Q100J
 74AHC164D-Q100J
 74AHCT164BQ-Q100X

 74AHCT164PW-Q100J

 <td