![]() |
Datasheet下载地址
本地下载 >> 厂商下载2 >> 第三方平台下载 >> |
74HC573D,653的详细信息
Manufacturer: | NXP |
---|---|
Product Category: | Latches |
RoHS: | Yes |
Brand: | NXP Semiconductors |
Number of Circuits: | 8 Circuit |
Logic Type: | CMOS |
Logic Family: | HC |
Polarity: | Non-Inverting |
Number of Output Lines: | 8 Line |
High Level Output Current: | - 7.8 mA |
Propagation Delay Time: | 14 ns at 5 V |
Supply Voltage - Max: | 6 V |
Supply Voltage - Min: | 2 V |
Maximum Operating Temperature: | + 125 C |
Minimum Operating Temperature: | - 40 C |
Package / Case: | SO-20 |
Packaging: | Reel |
Mounting Style: | SMD/SMT |
Number of Input Lines: | 8 Line |
Factory Pack Quantity: | 2000 |
Part # Aliases: | 74HC573D-T |
74HC573; 74HCT573
Octal D-type transparent latch; 3-state
Rev. 5 — 15 August 2012
Product data sheet
1. General description
The 74HC573; 74HCT573 is a high-speed Si-gate CMOS device and is pin compatible
with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard
no. 7A.
The 74HC573; 74HCT573 has octal D-type transparent latches featuring separate D-type
inputs for each latch and 3-state true outputs for bus-oriented applications. A latch enable
(LE) input and an output enable (OE) input are common to all latches.
When LE is HIGH, data at the Dn inputs enter the latches. In this condition, the latches are
transparent, i.e. a latch output changes state each time its corresponding D input
changes.
When LE is LOW the latches store the information that was present at the D-inputs a
set-up time preceding the HIGH-to-LOW transition of LE. When OE is LOW, the contents
of the 8 latches are available at the outputs. When OE is HIGH, the outputs go to the
high-impedance OFF-state. Operation of the OE input does not affect the state of the
latches.
The 74HC573; 74HCT573 is functionally identical to:
• 74HC563; 74HCT563, but inverted outputs
• 74HC373; 74HCT373, but different pin arrangement
2. Features and benefits
Input levels:
For 74HC573: CMOS level
For 74HCT573: TTL level
Inputs and outputs on opposite sides of package allowing easy interface with
microprocessors
Useful as input or output port for microprocessors and microcomputers
3-state non-inverting outputs for bus-oriented applications
Common 3-state output enable input
Multiple package options
ESD protection:
HBM JESD22-A114F exceeds 2 000 V
MM JESD22-A115-A exceeds 200 V
Specified from 40 C to +85 C and from 40 C to +125 C
74HC573D,653相关文档
- Block diagram: 001aae075
- PCN: Final Product Change Notification
- PCN: Customer Information Notification
扫码用手机查看Datasheet
更方便
扫码关注嵌入式ARM

同类器件
新增器件
-
圆形组态屏开发板
预算:¥400020小时前
-
三相8000W水冷电源(维也纳PFC)
预算:¥50000017小时前
-
在线学习软件
预算:¥50000019小时前
-
超声波阵例检漏
预算:¥5000020小时前
-
UVC视频输出
预算:¥1000021小时前
-
智能手机开发(主要外形接口定制)
预算:¥10000021小时前