Image HCPL0631
型号: HCPL0631
厂商: Fairchild Semiconductor Fairchild Semiconductor
分类: 半导体光隔离器 - 逻辑输出
描述: optocoupler 2ch logic 5V 8soic
PDF: 预览
报错 收藏


本地下载 >> 第三方平台下载 >>


Product Photos:
Standard Package : 50
Category: Isolators
Family: Optoisolators - Logic Output
Series: -
Packaging : Tube
Number of Channels: 2
Inputs - Side 1/Side 2: 2/0
Voltage - Isolation: 3750Vrms
Common Mode Transient Immunity (Min): 5kV/µs
Input Type: DC
Output Type: Open Collector, Schottky Clamped
Current - Output / Channel: 15mA
Data Rate: 10Mbps
Propagation Delay tpLH / tpHL (Max): 75ns, 75ns
Rise / Fall Time (Typ): 50ns, 12ns
Voltage - Forward (Vf) (Typ): 1.75V (Max)
Current - DC Forward (If) (Max): 15mA
Voltage - Supply: 4.5 V ~ 5.5 V
Operating Temperature: -40°C ~ 85°C
Mounting Type: Surface Mount
Package / Case: 8-SOIC (0.154", 3.90mm Width)
Supplier Device Package: 8-SO
May 2006  
HCPL0600, HCPL0601, HCPL0611,  
HCPL0630, HCPL0631, HCPL0661  
High Speed-10 MBit/s Logic Gate Optocouplers  
Single Channel: HCPL0600, HCPL0601, HCPL0611  
Dual Channel: HCPL0630, HCPL0631, HCPL0661  
Switching power supplies  
Compact SO8 package  
Pulse transformer replacement  
Computer-peripheral interface  
Very high speed-10 MBit/s  
Superior CMR  
Fan-out of 8 over -40°C to +85°C  
The HCPL06XX optocouplers consist of an AlGaAS LED, opti-  
cally coupled to a very high speed integrated photo-detector  
logic gate with a strobable output (single channel devices). The  
devices are housed in a compact small-outline package. This  
output features an open collector, thereby permitting wired OR  
outputs. The HCPL0600, HCPL0601 and HCPL0611 output  
consists of bipolar transistors on a bipolar process while the  
HCPL0630, HCPL0631, and HCPL0661 output consists of  
bipolar transistors on a CMOS process for reduced power con-  
sumption. The coupled parameters are guaranteed over the  
temperature range of -40°C to +85°C. A maximum input signal  
of 5 mA will provide a minimum output sink current of 13 mA  
(fan out of 8). An internal noise shield provides superior com-  
mon mode rejection.  
Logic gate output  
Strobable output (single channel devices)  
Wired OR-open collector  
U.L. recognized (File # E90700)  
VDE approval pending  
Ground loop elimination  
LSTTL to TTL, LSTTL or 5-volt CMOS  
Line receiver, data transmission  
Data multiplexing  
Package Dimensions  
0.164 (4.16)  
0.144 (3.66)  
Pin 1  
0.202 (5.13)  
0.182 (4.63)  
0.019 (0.48)  
0.010 (0.25)  
0.006 (0.16)  
0.143 (3.63)  
0.123 (3.13)  
0.244 (6.19)  
0.224 (5.69)  
0.008 (0.20)  
0.003 (0.08)  
0.021 (0.53)  
0.011 (0.28)  
0.050 (1.27)  
Lead Coplanarity : 0.004 (0.10) MAX  
All dimensions are in inches (millimeters)  
©2006 Fairchild Semiconductor Corporation  
HCPL06XX Rev. 1.0.6