 |
ON Semiconductor 
Datasheet下载地址
| 本地下载 >> 厂商下载2 >> 第三方平台下载 >> |
MC100LVEL12DTG的详细信息
| Manufacturer： | ON Semiconductor |
|---|---|
| Product Category： | Logic Gates |
| RoHS： | Yes |
| Brand： | ON Semiconductor |
| Product： | MUX Gates |
| Logic Family： | 100LV |
| Number of Gates： | 1 |
| Number of Input Lines： | 2 |
| Number of Output Lines： | 4 |
| High Level Output Current： | - 50 mA |
| Low Level Output Current： | 50 mA |
| Propagation Delay Time： | 0.58 ns |
| Supply Voltage - Max： | +/- 3.8 V |
| Supply Voltage - Min： | +/- 3 V |
| Maximum Operating Temperature： | + 85 C |
| Mounting Style： | SMD/SMT |
| Package / Case： | TSSOP-8 |
| Packaging： | Tube |
| Minimum Operating Temperature： | - 40 C |
| Number of Lines In/Out： | 2 / 4 |
| Series： | MC100LVEL12 |
| Factory Pack Quantity： | 100 |
| Part # Aliases： | MC100LVEL12DG |
MC100LVEL12DTG相关文档
- Application Note: Interfacing Between LVDS and ECL
- Application Note: Phase Lock Loop General Operations
- Application Note: Interfacing with ECLinPS™
- Simulation Model: IBIS Model for MC100LVEL12DW 3.3V
- Package Drawing: TSSOP 8 3.0x3.0x0.95 mm
- Package Drawing: SOIC-8 Narrow Body
- Application Note: Thermal Analysis and Reliability of WIRE BONDED ECL
- Application Note: Clock Management Design Using Low Skew and Low Jitter Devices
- Application Note: ECLinPS, ECLinPS Lite, ECLinPS Plus and GigaComm Marking and Ordering Information Guide
- Application Note: AC Characteristics of ECL Devices
- Package Drawing: DFN8 2.0x2.0x0.9mm, 0.5p
- Application Note: Clock Generation and Clock and Data Marking and Ordering Information Guide
- Application Note: Using Wire-OR Ties in ECLInPS Designs
- Application Note: ECL Clock Distribution Techniques
- Application Note: Termination of ECL Logic Devices
- Application Note: Storage and Handling of Drypack Surface Mount Device
- Application Note: Odd Number Divide By Counters with 50% Outputs and Synchronous Clocks
- Simulation Model: Low Voltage ECLinPS SPICE Modeling Kit
- Application Note: The ECL Translator Guide
- Application Note: Designing with PECL (ECL at +5.0 V)
扫码手机查看更方便
同类器件
