









SLUSBD1B-MARCH 2013-REVISED SEPTEMBER 2016

bq24715

# bq24715 2-3 Cell NVDC-1 Battery Charger Controller with Ultra-Fast Transient Response and High Light-Load Efficiency

#### 1 Features

- 6-24V Input SMBus NVDC-1 2-3S Battery Charger Controller
- System Instant-on Operation with No Battery or Deeply Discharged Battery
- Ultra-Fast Transient Response of 100 μs
- Ultra-Low Quiescent Current of 500 µA and High PFM Light Load Efficiency 80% at 20mA load to Meet Energy Star and ErP Lot6
- Switching Frequency: 600kHz/800kHz/1MHz
- Programmable System/Charge Voltage (16 mV/step), Input/Charge Current (64 mA/step) with High Accuracy
  - ±0.5% Charge Voltage Regulation
  - ±3% Input/Charge Current Regulation
  - ±2% 40x Input/16x Discharge Current Monitor Output
- Support Battery LEARN Function
- Maximize CPU Performance with Deeply Discharged Battery or No Battery
- Integrated NMOS ACFET and RBFET Driver
- 20-pin 3.5 x 3.5 mm<sup>2</sup> QFN Package

# 2 Applications

- Ultrabook, Notebook, and Tablet PC
- Industrial and Medical Equipment
- Portable Equipment

# 3 Description

The bq24715 is a NVDC-1 synchronous battery charge controller with low quiescent current, high light load efficiency for 2S or 3S Li-ion battery charging applications, offering low component count.

The power path management allows the system to be regulated at battery voltage but does not drop below the programmable system minimum voltage.

The bq24715 provides N-channel ACFET and RBFET drivers for the power path management. It also provides driver of the external P-channel battery FET. The loop compensation is fully integrated.

The bq24715 has programmable 11-bit charge voltage, 7-bit input/charge current and 6-bit minimal system voltage with very high regulation accuracies through the SMBus communication interface.

The v monitors adapter current or battery discharge current through the IOUT pin allowing the host to throttle down CPU speed when needed.


The bq24715 provides extensive safety features for over current, over voltage and MOSFET short circuit.

# Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
bq24715	VQFN (20)	3.50 mm × 3.50 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

# 4 Simplified Application Diagram



Copyright © 2016, Texas Instruments Incorporated



# **Table of Contents**

1	Features 1		8.3 Feature Description	. 16
2	Applications 1		8.4 Device Functional Modes	
3	Description 1		8.5 Programming	. 21
4	Simplified Application Diagram 1	9	Application and Implementation	28
5	Revision History		9.1 Application Information	. 28
6	Pin Configuration and Function		9.2 Typical Application	. 28
7	_	10	Power Supply Recommendations	34
1	Specifications         4           7.1 Absolute Maximum Ratings         4	11	Layout	35
	7.1 Absolute Waximum Ratings		11.1 Layout Guidelines	. 35
	7.3 Recommended Operating Conditions		11.2 Layout Example	. 36
	7.4 Thermal Information	12	Device and Documentation Support	37
	7.5 Electrical Characteristics 6		12.1 Third-Party Products Disclaimer	. 37
	7.6 Timing Requirements		12.2 Receiving Notification of Documentation Updates	37
	7.7 SMBus Timing Characteristics		12.3 Community Resources	. 37
	7.8 Typical Characteristics		12.4 Trademarks	. 37
8	Detailed Description		12.5 Electrostatic Discharge Caution	. 37
5	8.1 Overview		12.6 Glossary	
	8.2 Functional Block Diagram	13	Mechanical, Packaging, and Orderable Information	


# 5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision A (February 2014) to Revision B	Page
•	Added Full Production Data specifications to data sheet  Changes from Original (March 2013) to Revision A  Added device number to the title and added Device Info table per the new data sheet template	4
CI	hanges from Original (March 2013) to Revision A	Page
•	Added device number to the title and added Device Info table per the new data sheet template	1
•	·	22
•		27
•	Changed conditions statement for Figure 16	33
•	Changed conditions statement forFigure 17	33



# 6 Pin Configuration and Function



### **Pin Descriptions**

PIN	NAME	I/O	DESCRIPTION
1	ACN	I	Input current sense resistor negative input. Place an optional 0.1µF ceramic capacitor from ACN to GND for common-mode filtering. Place a 0.1µF ceramic capacitor from ACN to ACP to provide differential mode filtering.
2	ACP	I	Input current sense resistor positive input. Place a 1µF ceramic capacitor from ACP to GND for common-mode filtering. Place a 0.1µF ceramic capacitor from ACN to ACP to provide differential-mode filtering.
3	CMSRC	I	ACDRV charge pump source input. Place a $4k\Omega$ resistor from CMSRC to the common source of ACFET (Q1) and RBFET (Q2) limits the in-rush current on CMSRC pin.
4	ACDRV	0	Charge pump output to drive both adapter input n-channel MOSFET (ACFET) and reverse blocking n-channel MOSFET (RBFET). ACDRV voltage is 6.1V above CMSRC when voltage on ACDET pin is higher than 2.4V, voltage on VCC pin is above UVLO but lower than 26V and voltage on VCC pin is 675mV above voltage on SRN pin so that ACFET and RBFET can be turned on to power the system by AC adapter. Place a $4k\Omega$ resistor from ACDRV to the gate of ACFET and RBFET limits the in-rush current on ACDRV pin.
5	ACOK	0	AC adapter detection open drain output. It is pulled HIGH to external pull-up supply rail by external pull-up resistor when voltage on ACDET pin is above 2.4V, VCC above UVLO but lower than 26V and voltage on VCC pin is 675mV above voltage on SRN pin, indicating a valid adapter is present to start charge. If any one of the above conditions can not meet, it is pulled LOW to GND by internal MOSFET. Connect a 10kΩ pull up resistor from ACOK to the pull-up supply rail.
6	ACDET	I	Adapter detection input. Program adapter valid input threshold by connecting a resistor divider from adapter input to ACDET pin to GND pin. When ACDET pin is above 0.6V and VCC is above UVLO, REGN LDO is present, ACOK comparator and IOUT are both active.
7	IOUT	0	Buffered 40 times adapter or 16 times discharge current output - the differential voltage across sense resistor; selectable with SMBus command ChargeOption(). Place a 100pF or less ceramic decoupling capacitor from IOUT pin to GND.
8	SDA	I/O	SMBus open-drain data I/O. Connect to SMBus data line from the host controller or smart battery. Connect a $10k\Omega$ pull-up resistor according to SMBus specifications.
9	SCL	1	SMBus open-drain clock input. Connect to SMBus clock line from the host controller or smart battery. Connect a $10k\Omega$ pull-up resistor according to SMBus specifications.
10	CELL	I	Cell selection pin. For bq24715, set CELL pin Float for 2-cell, and HIGH for 3-cell. Pulling CELL to GND will provide a hardware exit function from LEARN mode, disable the input DPM function, reset the bit[5] and bit[1] in chargeoption(), and reset Maxchargevoltage() to previous CELL pin default setting value and chargecurrent() to zero. Release CELL from GND, charger will recheck CELL pin voltage and lock the new CELL pin selection.
11	BATDRV	0	P-channel battery FET gate driver output. This pin can go high to turn off the battery FET, go low to turn on the battery FET, or operate battery FET in linear mode to regulate the minimum system voltage when battery is depleted. Connect the source of the BATFET to the system load voltage node. Connect the drain of the BATFET to the battery pack positive node. There is an internal pull-down resistor of 50k on BATDRV to ground.
12	SRN	I	Charge current sense resistor negative input. SRN pin is for battery voltage sensing as well. Connect SRN pin with a 0.1µF ceramic capacitor to GND for common-mode filtering and connect to current sensing resistor. Connect a 0.1µF ceramic capacitor between current sensing resistor to provide differential mode filtering.
13	SRP	1	Charge current sense resistor positive input. Connect a 0.1µF ceramic capacitor between current sensing resistor to provide differential mode filtering.
14	GND	I	IC ground. On PCB layout, connect to analog ground plane, and only connect to power ground plane through the power pad underneath IC.

Copyright © 2013–2016, Texas Instruments Incorporated



### **Pin Descriptions (continued)**

PIN	NAME	I/O	DESCRIPTION		
15	15 LODRV O		Low side power MOSFET driver output. Connect to low side n-channel MOSFET gate.		
16	16 REGN O		Linear regulator output. REGN is the output of the 6V linear regulator supplied from VCC. The LDO is active when voltage on ACDET pin is above 0.6V and voltage on VCC is above UVLO. Connect a 1µF ceramic capacitor from REGN to GND.		
17	BTST	I	High side power MOSFET driver power supply. Connect a 0.047µF-0.1µF capacitor from BTST to PHASE. Connect bootstrap Schottky diode from REGN to BTST.		
18	HIDRV	0	High side power MOSFET driver output. Connect to the high side n-channel MOSFET gate.		
19	PHASE	ı	High side power MOSFET driver source. Connect to the source of the high side n-channel MOSFET.		
20	20 VCC I		Input supply. Use $10\Omega$ resistor and $1\mu F$ capacitor to ground as low pass filter to limit inrush current.		
PowerPAD™		I	Exposed pad beneath the IC. Analog ground and power ground star-connected only at the PowerPad plane. Always solder PowerPad to the board, and have vias on the PowerPad plane connecting to analog ground and power ground planes. It also serves as a thermal pad to dissipate the heat.		

# 7 Specifications

# 7.1 Absolute Maximum Ratings<sup>(1)(2)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
	SRN, SRP, ACN, ACP, CMSRC, VCC	-0.3	30	
	PHASE	-2.5	30	
	ACDET, SDA, SCL, LODRV, REGN, IOUT, ACOK, CELL	-0.3	7	
Voltage range	LODRV (20ns)	-2.5	7	V
voltago rango	BTST, HIDRV, ACDRV	-0.3	36	
	HIDRV (20ns)	-2.5	36	
	BATDRV	-0.3	30	
Maximum difference	e voltage SRP-SRN, ACP-ACN	-0.5	+0.5	V
Junction temperatur	re, T <sub>J</sub>	-40	155	°C
Storage temperatur	e, T <sub>stg</sub>	-55	155	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	V

<sup>1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> All voltages are with respect to GND if not specified. Currents are positive into, negative out of the specified terminal. Consult Packaging Section of the data book for thermal limitations and considerations of packages.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
		SRN, SRP, ACN, ACP, CMSRC, VCC	0	24	V
		PHASE	-2	24	V
	Voltage range	ACDET, SDA, SCL, LODRV, REGN, IOUT, ACOK, CELL	0	6.5	V
		BTST, HIDRV, ACDRV	0	30	V
		BATDRV	-0.3	16	V
	Maximum difference range	SRP-SRN, ACP-CAN	-0.2	0.2	V
$T_{J}$	Junction temperatur	re range	-20	125	°C
$T_A$	Operating free-air to	emperature range	-20	85	°C

# 7.4 Thermal Information

		bq24715	
	THERMAL METRIC <sup>(1)</sup>		UNIT
		20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	34.6	°C/W
$R_{\theta JCtop}$	Junction-to-case (top) thermal resistance	49.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance (2)	12.5	°C/W
ΨЈΤ	Junction-to-top characterization parameter	0.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	12.7	°C/W
$R_{\theta JCbot}$	Junction-to-case (bottom) thermal resistance	1	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

<sup>(2)</sup> The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.



# 7.5 Electrical Characteristics

 $6V \le V_{VCC} \le 24V, -20^{\circ}C \le T_{J} \le 125^{\circ}C$ , typical values are at  $T_{A} = 25^{\circ}C$ , with respect to GND (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
INPUT OPERATING	G CONDITIONS					
V <sub>VCC OP</sub>	VCC Input Voltage Operating Range		6		24	V
MIN SYSTEM VOL	TAGE REGULATION (0x3E register)		1			
V <sub>SYSMIN RNG</sub>	MinSystem Voltage Regulation Range		4.096		14.5	V
				9.216		V
WIN SYSTEM VOLT  WSYSMIN_RNG  WSYSMIN_REG AND  WSYSMIN_REG_ACC  WAX SYSTEM VOLT  WSYSMAX_RNG  WSYSMAX_REG_ACC  WAX CHARGE VOLT  WBAT_REG_RNG  WBAT_REG_ACC  CHARGE CURRENT  WIREG_CHG_RNG	Default minimum system voltage and accuracy at	MinsystemVoltage() = 0x2400H (3S)	-2%		1.2%	
V <sub>SYSMIN_REG_ACC</sub>	VCC Input Voltage Operating Range   6   24			6.144		V
MAX SYSTEM VOI	TAGE REGULATION (0x15 register charge disable	e)				
V <sub>SYSMAX RNG</sub>	MaxSystem Voltage Regulation Range		4.096		14.5	V
				13.504		V
Vevenay pro and	Default maximum system voltage and accuracy	MaxChargeVoltage() = 0x34C0H (3S)	-2%		1.2%	
V <sub>SYSMAX_REG_ACC</sub>				9.008		V
		MaxChargeVoltage() = 0x2330H (2S)	-3%		1.5%	
MAX CHARGE VO	LTAGE REGULATION (0-85C; 0x15 register charge	e enable)			I	
V <sub>BAT REG RNG</sub>	Battery voltage range		4.096		14.5	V
V <sub>BAT_REG_ACC</sub> Charge voltage regulation accuracy  CHARGE CURRENT REGULATION (0-85C)		MaxChargeVoltage() = 0x3130H	12.529	12.592	12.655	V
			-0.5%		0.5%	-
	Charge voltage regulation accuracy		8.35	8.4	8.45	V
		MaxChargeVoltage() = 0x20D0H	-0.6%		0.6%	
CHARGE CURREN	IT REGULATION (0-85C)					
V <sub>IREG_CHG_RNG</sub>		VIREG_CHG = VSRP - VSRN	0		81.28	mV
		ChargeCurrent() = 0x1000H	3937	4096	4219	mA
			-3%		3%	
		0. 0	1946	2048	2150	mA
		ChargeCurrent() = 0x0800H	-5%		5%	
		01 0 10 0 0 10011	921	1024	1127	mA
		ChargeCurrent() = 0x0400H	-10%		10%	
		01 0 10 0 000011	410	512	614	mA
	Charge current regulation accuracy	ChargeCurrent() = 0x0200H	-20%		20%	
CHRG_REG_ACC		Ohanna Ourranti) o odgodil	288	384	480	mA
		ChargeCurrent() = UXU18UH	-25%		25%	
		01 0 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	172	256	340	mA
		ChargeCurrent() = 0x0100H	-33%		33%	
		01 0 10 0 000000	115	192	269	mA
		ChargeCurrent() = 0x00C0H	-40%		40%	
		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	64	128	192	mA
		ChargeCurrent() = 0x0080H	-60%		04	-



 $6V \le V_{VCC} \le 24V, -20^{\circ}C \le T_{J} \le 125^{\circ}C$ , typical values are at  $T_{A} = 25^{\circ}C$ , with respect to GND (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
PRECHARGE CUR	RENT REGULATION (0-85C)					
			268.8	384	499.2	mA
		ChargeCurrent() >= 0x0180H	-30%		30%	
			153.6	256	358.4	mA
	Charge current regulation accuracy $10m\Omega$ current	ChargeCurrent() = 0x0100H	-40%		40%	
I <sub>PRECHRG_REG_ACC</sub>	sensing resistor, VBAT <vsysmin, chargeoption(2)="1&lt;/td"><td></td><td>96</td><td>192</td><td>288</td><td>mA</td></vsysmin,>		96	192	288	mA
		ChargeCurrent() = 0x00C0H	-50%		50%	
			25.6	128	230.4	mA
		ChargeCurrent() = 0x0080H	-80%	120	80%	1117 (
INPUT CURRENT F	PEGULATION		0070		0070	
IN OT CORRENT	Input current regulation differential voltage range					
$V_{DPM\_REG\_RNG}$	$R_{AC} = 10 \text{m}\Omega$	VIREG_DPM = VACP - VACN	0		80.64	mV
			3973	4096	4219	mA
	Input current regulation accuracy 10 $\text{m}\Omega$ current sensing resistor	InputCurrent() = 0x1000H	-3%		3%	
			1946	2048	2150	mA
		InputCurrent() = 0x0800H	-5%		5%	
I <sub>DPM_REG_ACC</sub>			870	1024	1178	mA
		InputCurrent() = 0x0400H	-15%		15%	
		InputCurrent() = 0x0200H	358.4	512	665.6	mA
			-30%		30%	
INPLIT CURRENT (	DR DISCHARGE CURRENT SENSE AMPLIFIER		0070		0070	
V <sub>ACP/N OP</sub>	Input common mode range	Voltage on ACP/ACN	4.5		24	V
	Output common mode range	Voltage on SRP/SRN	7.0		14.5	V
V <sub>SRP/N_OP</sub>	IOUT Output current	Voltage on Sixt /Sixtiv	0		40	μA
I <sub>IOUT</sub>	1001 Output current	V(IOUT)/V(SRN-SRP) , 0x12H[15]=1,	U		40	μΑ
		0x12H[4]=1 and 0x12H[3]=1		16		V/V
A <sub>IOUT</sub>	Current sense amplifier gain	V(IOUT)/V(ACP-ACN), 0x12H[4]=0 and 0x12H[3]=1		40		V/V
V <sub>SRN-SRP_OFF</sub>	Input current amplifier offset voltage			1		mV
V <sub>IOUT_ACC</sub>	Current sense output accuracy	V(SRN-SRP) or V(ACP-ACN) = 40.96mV	-2%		2%	
		V(SRN-SRP) or V(ACP-ACN) = 20.48mV	-3%		3%	
		V(SRN-SRP) or V(ACP-ACN) = 10.24mV	-10%		10%	
		V(SRN-SRP) or V(ACP-ACN) = 5.12mV	-25%		25%	
C <sub>IOUT MAX</sub>	Maximum output load capacitance	For stability with 0 to 1mA load			100	pF
REGN REGULATO		•			ļ	•
$V_{REGN\_REG}$	REGN Regulator voltage	V <sub>VCC</sub> > 6.5V, VACDET>0.6V (0-50mA load)	5.5	6	6.5	V
		VREGN = 0V, VVCC > UVLO, Converter enabled and not in TSHUT	50	75		mA
I <sub>REGN_LIM</sub>	REGN Current limit	VREGN = 0V, VVCC > UVLO, Converter disabled or in TSHUT	7	14		mA
C <sub>REGN</sub>	REGN Output capacitor required for stability	I <sub>LOAD</sub> = 100 μA to 50 mA		1		μF
	LOCKOUT COMPARATOR (UVLO)	•	+			-
	Under-voltage rising threshold	V <sub>VCC</sub> rising	3	3.2	3.4	V
V <sub>UVLO_VCC</sub>	Under-voltage hysteresis, falling	V <sub>VCC</sub> falling		400		mV
		VOC				
	Under-voltage rising threshold	V <sub>SRN</sub> rising	3	3.3	3.6	V



 $6V \le V_{VCC} \le 24V, -20^{\circ}C \le T_{J} \le 125^{\circ}C$ , typical values are at  $T_{A} = 25^{\circ}C$ , with respect to GND (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
QUIESCENT CUR	RENT					
	Standby mode. System powered by battery. BATFET ON.	VBAT = 12.6V, VSRN >UVLO, BATFET turns on, ACDET<0.6 V, $T_J = -20^{\circ}\text{C}$ to 85°C, 0x12[15]=1 (low power mode enabled)		13.3	20	μА
BAT_BATFET_ON	I <sub>SRN</sub> +I <sub>SRP</sub> +I <sub>PHASE</sub> +I <sub>BTST</sub> +I <sub>ACP</sub> +I <sub>ACN</sub> +I <sub>CMSRC</sub>	VBAT = 12.6V, VSRN>UVLO, BATFET turns on, ACDET<0.6 V, $T_J = -20^{\circ}\text{C}$ to 85°C, 0x12[15]=0 (low power mode disabled)		50	70	μΑ
I <sub>STANDBY</sub>	Adapter standby quiescent current, I <sub>VCC</sub> +I <sub>ACP</sub> +I <sub>ACN</sub> +I <sub>CMSRC</sub>	$\label{eq:acnew} \begin{split} &\text{ACN=ACP=CMSRC=VCC=20 V, V}_{\text{BAT}} = \\ &12.6\text{V, V}_{\text{ACDET}} > 2.4\text{V,} \\ &\text{CELL pull up, T}_{\text{J}} = -20^{\circ}\text{C to 85}^{\circ}\text{C. No} \\ &\text{switching.} \end{split}$		540	700	μА
lia auriai#	Adapter current, I <sub>VCC</sub> +I <sub>ACP</sub> +I <sub>ACN</sub> +I <sub>CMSRC</sub>	ISTANDBY plus supply current in PFM, 200mW output; Reg0x12[10]=0; MOSFET Qg=4 nC;		1.5		mA
lac_swLight	Adapter current, IVCC+IACP+IACN+ICMSRC	ISTANDBY plus supply current in PFM, 200mW output; Reg0x12[10]=1; MOSFET Qg=4 nC;		5		IIIA
I <sub>AC_SW</sub>	Adapter current, I <sub>VCC</sub> +I <sub>ACP</sub> +I <sub>ACN</sub> +I <sub>CMSRC</sub>	Charge enable, 800kHz switching frequency MOSFET Qg=4 nC		10		mA
ACOK COMPARA	TOR					
V <sub>ACOK_RISE</sub>	ACOK Rising threshold	VVCC>UVLO, VACDET rising	2.376	2.4	2.424	V
V <sub>ACOK_FALL_HYS</sub>	ACOK Falling hysteresis	VVCC>UVLO, VACDET falling	35	55	75	mV
V <sub>WAKEUP_RISE</sub>	WAKEUP Detect rising threshold	VVCC>UVLO, VACDET rising		0.52	0.6	V
$V_{WAKEUP\_FALL}$	WAKEUP Detect falling threshold	VVCC>UVLO, VACDET falling	0.35	0.46		V
VCC to SRN COM	IPARATOR (VCC_SRN), SLEEP					
V <sub>VCC-SRN_FALL</sub>	VCC-SRN Falling threshold	VVCC falling towards VSRN	120	250	375	mV
V <sub>VCC-SRN _RHYS</sub>	VCC-SRN Rising hysteresis	VVCC rising above VSRN		300		mV
INPUT OVER-CUF	RRENT COMPARATOR					
ACOC	ACP to ACN Rising Threshold, respect to input current().	ChargeOption() bit [7] = 1		330%		I <sub>DPM</sub>
	ACOC floor			50		mV
	ACOC ceiling			180		mV
LIGHT LOAD COM	MPARATOR					
	ACP to ACN Falling Threshold, average	Converter CCM-DCM, current decrease		1.25		mV
	ACP to ACN Rising Threshold, average			2.5		mV
CONVERTER OVE	ER-CURRENT COMPARATOR (ILIM_HI), CYCLE-B	Y-CYCLE				
ILIM_HI	Converter over current limit, measure GND-PH	Chargeoption() bit [6] =0 Chargeoption() bit [6] =1 (default)		250 350		mV mV
CONVERTER LINI	DER-CURRENT COMPARATOR (ILIM_LOW), CYCI		1			
JOHN LINE ON	Converter over current limit, measure GND-PH		-2	0	6	mV
INPUT OVER-VOL	· · · · · · · · · · · · · · · · · · ·				3	v
V <sub>ACOVP</sub>	VCC Over-Voltage Rising Threshold	VCC rising	24	26	28	V
V <sub>ACOV_HYS</sub>	VCC Over-Voltage Falling Hysteresis	VCC falling		1	20	
- ACOV_HYS	. 55 5701 Voltago I alling Hystorosis		l	•		v



 $6V \le V_{VCC} \le 24V, -20^{\circ}C \le T_{J} \le 125^{\circ}C$ , typical values are at  $T_{A} = 25^{\circ}C$ , with respect to GND (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
BAT OVER-VOLT	AGE COMPARATOR (BAT_OVP)					
V <sub>OVP_RISE</sub>	Over-voltage rising threshold as percentage of VBAT_REG	VSRN rising	102.5%	104%	106%	
V <sub>OVP_FALL</sub>	Over-voltage falling threshold as percentage of VBAT_REG	VSRN falling		102%		
	Discharge current during OVP, SRP pin	Charge enable, BATFET ON		4		mA
SYSTEM OVER-V	OLTAGE COMPARATOR (SYS_OVP)				,	
V <sub>SYSOVP_RISE_3S</sub>	3S System over-voltage rising threshold	VSRN rising, chargeoption bit[12]=0 default		15.1		V
.,		VSRN rising, chargeoption bit[12]=1		17.0		
V <sub>SYSOVP_FALL_3S</sub>	3S System over-voltage falling threshold	VSRN falling		13.2		V
V <sub>SYSOVP RISE 2S</sub>	2S System over-voltage rising threshold	VSRN rising, chargeoption bit[12]=0 default		10.1		V
		VSRN rising, chargeoption bit[12]=1		11.3		
V <sub>SYSOVP_FALL_2S</sub>	2S System over-voltage falling threshold	VSRN falling		8.8		V
	Discharge current during OVP			4		mA
	OOWN COMPARATOR (TSHUT)					
T <sub>SHUT</sub>	Thermal shutdown rising temperature	Temperature rising		155		°C
T <sub>SHUT_HYS</sub>	Thermal shutdown hysteresis, falling	Temperature falling		20		°C
LOGIC INPUT (SD	A, SCL)					
VIN_ LO	Input low threshold				8.0	V
VIN_ HI	Input high threshold		2.1			V
IIN_ LEAK	Input bias current	V = 7 V	-1		1	μΑ
LOGIC OUTPUT C	PPEN DRAIN (ACOK, SDA)				,	
VOUT_ LO	Output saturation voltage	5 mA drain current			500	mV
IOUT_ LEAK	Leakage current	V = 7 V	-1		1	μА
ANALOG INPUT (	2				I	<u> </u>
IIN_ LEAK	Input bias current	V = 7 V	-1		1	μΑ
	Offset		-10		10	mV
ANALOG INPUT (					.0	
/	GND				1.0	V
	Float (2S setting)		1.2		1.8	V
	· · · · · · · · · · · · · · · · · · ·				1.0	V
	High (3S setting)		2.5	405		kΩ
	Internal pull up resistor to REGN			405		
	Internal pull down resistor to GND			141		kΩ
PWM OSCILLATO	PK	T				
_		ChargeOption () bit [9:8] = 00	-10%	600	10%	kHz
F <sub>SW</sub>	PWM Switching frequency	ChargeOption() bit [9:8] = 01 (Default)	-10%	800	10%	kHz
		ChargeOption() bit [9:8] = 10	-10%	1000	10%	kHz
F <sub>SW_min</sub>	Audio frequency limit, PFM	ChargeOption() bit [10] = 1		40		kHz
ACFET GATE DRI	VER (ACDRV)		T			
I <sub>ACFET</sub>	ACDRV Charge pump current limit		40	60		μΑ
V <sub>ACFET</sub>	Gate drive voltage on ACFET	$V_{ACDRV} - V_{CMSRC}$ when $V_{VCC} > UVLO$	5.5	6.1	6.7	V
R <sub>ACDRV_LOAD</sub>	Minimum load resistance between ACDRV and CMSRC		500			kΩ
R <sub>ACDRV_OFF</sub>	ACDRV Turn-off resistance	Ι = 30 μΑ	5	6.2	7.4	kΩ
V <sub>ACFET_LOW</sub>	ACDRV Turn-off when Vgs voltage is lower than V <sub>ACFET</sub> (Specified by design)	The voltage below V <sub>ACFET</sub>		0.2		٧
BATTERY FET GA	ATE DRIVER (BATDRV)	1	1			
R <sub>DS BAT OFF</sub>	BATFET Turn-off resistance	100μA current into BATDRV		2		kΩ
R <sub>DS BAT ON</sub>	BATFET Turn-on resistance	100µA current from BATDRV		5		kΩ
· -DO_DAI_ON		V <sub>BATDRV</sub> REG =V <sub>SRN</sub> - V <sub>BATDRV</sub>				
$V_{BATDRV\_REG}$	BATFET Drive voltage	when V <sub>AVCC</sub> > 5 V and BATFET is on	4.2		8	V

Product Folder Links: bq24715



 $6V \le V_{VCC} \le 24V$ ,  $-20^{\circ}C \le T_{J} \le 125^{\circ}C$ , typical values are at  $T_{A} = 25^{\circ}C$ , with respect to GND (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
PWM HIGH SIDE	DRIVER (HIDRV)					
R <sub>DS_HI_ON</sub>	High side driver turn-on resistance	V <sub>BTST</sub> – VPH = 5.5 V, I = 10 mA		4	5.5	Ω
R <sub>DS_HI_OFF</sub>	High side driver turn-off resistance	$V_{BTST} - V_{PH} = 5.5 \text{ V}, I = 10 \text{ mA}$		0.65	1.3	Ω
V <sub>BTST_REFRESH</sub>	Bootstrap refresh comparator threshold voltage	V <sub>BTST</sub> – V <sub>PH</sub> when low side refresh pulse is requested	3.85	4.15	4.7	V
PWM LOW SIDE	DRIVER (LODRV)					
R <sub>DS_LO_ON</sub>	Low side driver turn-on resistance	VREGN=6V, I=10mA		4	6.2	Ω
R <sub>DS_LO_OFF</sub>	Low side driver turn-off resistance	VREGN=6V, I=10mA		0.9	1.4	Ω
INTERNAL SOFT	START					
I <sub>STEP</sub>	Soft start current step	In CCM mode 10 mΩ current sensing resistor		64		mA

# 7.6 Timing Requirements

 $6V \le V_{VCC} \le 24V$ ,  $-20^{\circ}C \le T_{J} \le 125^{\circ}C$ , typical values are at  $T_{A} = 25^{\circ}C$ , with respect to GND (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
ACOK COMPAR	ATOR					
V <sub>ACOK_RISE_DEG</sub>	ACOK Rising deglitch (Specified by design)	VVCC>UVLO, VACDET rising above 2.4V		2	3	ms
	MPARATOR (VCC_SRN), SLEEP				ų.	
	VCC-SRN falling delay	VCC falling towards VSRN	95	160	237	μs
	Resume time	VVCC rising above VSRN	0.76	1.28	1.9	ms
INPUT OVER-CU	JRRENT COMPARATOR					
	Relax time, No latch.			300		ms
INPUT OVER-VO	DLTAGE (ACOVP)				,	
	Rising deglitch	VCC rising		0.1		ms
	Falling deglitch	VCC falling		1		ms
BAT OVER-VOL	TAGE COMPARATOR (BAT_OVP)					
	Over voltage deglitch time to fully turn-off BATFET			1		ms
SYSTEM OVER-	VOLTAGE COMPARATOR (SYS_OVP)				ų.	
t <sub>SYSOVP_DEG</sub>	System over-voltage deglitch time to turn-off ACDRV			24		μs
THERMAL SHUT	TDOWN COMPARATOR (TSHUT)					
	Rising deglitch			100		μs
	Falling deglitch			10		ms
ANALOG INPUT	(CELL)					
	Allowed max delay time to config CELL at POR		72	100	120	ms
PWM DRIVER TI	IMING					
t <sub>LOW_HIGH</sub>	Driver dead time from low side to high side			20		ns
t <sub>HIGH_LOW</sub>	Driver dead time from high side to low side			20		ns
INTERNAL SOF	T START					
	Soft start current step time			24		μS

Product Folder Links: bq24715

10



# 7.7 SMBus Timing Characteristics

 $4.5 \text{ V} \le \text{V(VCC)} \le 24 \text{ V}, 0^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$ , typical values are at  $\text{T}_{\text{A}} = 25^{\circ}\text{C}$ , with respect to GND (unless otherwise noted)

		MIN	TYP	MAX	UNIT
t <sub>R</sub>	SCLK/SDATA rise time			1	μs
t <sub>F</sub>	SCLK/SDATA fall time			300	ns
$t_{W(H)}$	SCLK pulse width high	4		50	μs
t <sub>W(L)</sub>	SCLK Pulse Width Low	4.7			μs
t <sub>SU(STA)</sub>	Setup time for START condition	4.7			μs
t <sub>H(STA)</sub>	START condition hold time after which first clock pulse is generated	4			μs
t <sub>SU(DAT)</sub>	Data setup time	250			ns
t <sub>H(DAT)</sub>	Data hold time	300			ns
t <sub>SU(STOP)</sub>	Setup time for STOP condition	4			μs
t <sub>(BUF)</sub>	Bus free time between START and STOP condition	4.7			μs
F <sub>S(CL)</sub>	Clock Frequency	10		100	kHz
	IMUNICATION FAILURE	•		•	
t <sub>timeout</sub>	SMBus bus release timeout (1)	25		35	ms
t <sub>BOOT</sub>	Deglitch for watchdog reset signal	10			ms
	Watchdog timeout period, ChargeOption() bit [14:13] = 01 <sup>(2)</sup>	35	44	53	
$t_{WDI}$	Watchdog timeout period, ChargeOption() bit [14:13] = 10 (2)	70	88	105	s
	Watchdog timeout period, ChargeOption() bit [14:13] = 11 (2) (Default)	140	175	210	

<sup>(1)</sup> Devices participating in a transfer will timeout when any clock low exceeds the 25ms minimum timeout period. Devices that have detected a timeout condition must reset the communication no later than the 35ms maximum timeout period. Both a master and a slave must adhere to the maximum value specified as it incorporates the cumulative stretch limit for both a master (10ms) and a slave (25ms).

User can adjust threshold via SMBus ChargeOption() REG0x12.





Figure 1. SMBus Communication Timing Waveforms


Copyright © 2013-2016, Texas Instruments Incorporated





- A = START CONDITION
- B = MSB OF ADDRESS CLOCKED INTO SLAVE
- C = LSB OF ADDRESS CLOCKED INTO SLAVE
- $D = R/\overline{W}$  BIT CLOCKED INTO SLAVE
- E = SLAVE PULLS SMBDATA LINE LOW
- F = ACKNOWLEDGE BIT CLOCKED INTO MASTER G = MSB OF DATA CLOCKED INTO SLAVE H = LSB OF DATA CLOCKED INTO SLAVE
- I = SLAVE PULLS SMBDATA LINE LOW
- J = ACKNOWLEDGE CLOCKED INTO MASTER
  K = ACKNOWLEDGE CLOCK PULSE
  L = STOP CONDITION, DATA EXECUTED BY SLAVE
  M = NEW START CONDITION

Figure 2. SMBus Writing Timing




- A = START CONDITION
- B = MSB OF ADDRESS CLOCKED INTO SLAVE
- C = LSB OF ADDRESS CLOCKED INTO SLAVE
- D = R/W BIT CLOCKED INTO SLAVE
- E = SLAVE PULLS SMBDATA LINE LOW F = ACKNOWLEDGE BIT CLOCKED INTO MASTER
- G = MSB OF DATA CLOCKED INTO MASTER
- H = LSB OF DATA CLOCKED INTO MASTER
- I = ACKNOWLEDGE CLOCK PULSE
- J = STOP CONDITION
- K = NEW START CONDITION

Figure 3. SMBus Read Timing



# 7.8 Typical Characteristics





# 8 Detailed Description

#### 8.1 Overview

The bq24715 is a 2-3 cell battery charge controller with power selection for multi-chemistry portable applications such as notebook and ultrabook. It supports wide input range of input sources from 6 V to 24 V, and 2-3 cell battery.


The bq24715 supports automatic system power source selection with separate drivers for n-channel MOSFETs on the adapter side, and p-channel MOSFETs on the battery side.

The bq24715 features Dynamic Power Management (DPM) to limit the input power and avoid AC adapter overloading. During battery charging, as the system power increases, the charging current will reduce to maintain total input current below adapter rating. If system power demand is temporarily exceeds adapter rating, the bq24715 supports NVDC architecture to allow battery discharge energy to supplement system power

The SMBus controls input current, charge current and charge voltage registers with high resolution, high accuracy regulation limits.



# 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated



#### 8.3 Feature Description

### 8.3.1 Switching Frequency Adjust

The charger switching frequency can be adjusted ±25% to solve EMI issue via SMBus command. ChargeOption() bit [9:8] can be used to set switching frequency.

If frequency is reduced, the current ripple is increased. Inductor value must be carefully selected so that it will not trigger cycle-by-cycle peak over current protection even for the worst condition such as higher input voltage, 50% duty cycle, lower inductance and lower switching frequency.

#### 8.3.2 High Accuracy Current Sense Amplifiers

If LOWPOWER bit is zero (ChargeOption() bit[15] = 0), as an industry standard, high accuracy current sense amplifiers (CSA) are used to monitor the input current or the discharge current, selectable via SMBUS, see Table 3. Once VCC is above UVLO and ACDET is above 0.6V, input current CSA turns on and the IOUT output becomes valid. Once SRN is above UVLO and ChargeOption() bit[15] = 0, discharge current CSA turns on and the IOUT output becomes valid. The CSA senses voltage across the input sense resistor by a factor of 40 or across the output sense resistor by a factor of 16 through the IOUT pin. To lower the voltage on current monitoring, a resistor divider from IOUT to GND can be used and accuracy over temperature can still be achieved.

If LOWPOWER bit is "1" (ChargeOption() bit[15] = 1) and only a valid battery (BAT>UVLO) is connected to system with an input adaptor (ACDET<0.6V or VCC<UVLO), the IC enter low quiescent current mode, all current monitoring circuits are turned off.

A 100pF capacitor connected on the output is recommended for decoupling high-frequency noise. An additional RC filter is optional, if additional filtering is desired. Note that adding filtering also adds additional response delay.

### 8.3.3 Charger Timeout

The bq24715 includes a watchdog timer to terminate charging if the charger does not receive a write ChargeVoltage() or write ChargeCurrent() command within 175s (adjustable via ChargeOption() command). If a watchdog timeout occurs all register values keep unchanged but charge is suspended. Write ChargeVoltage() or write ChargeCurrent() commands must be re-sent to reset watchdog timer and resume charging. The watchdog timer can be disabled, or set to 44s, 88s or 175s via SMBus command (ChargeOption() bit[14:13]). If watchdog is in timeout, disabling watchdog timer by writing ChargeOption() bit[14:13] also resumes charging.

#### 8.3.4 Input Over-Current Protection (ACOC)

If the input current exceeds the 3.33X of input current DAC set point, ACFET/RBFET is turned-off and charge is disabled. After 300ms, ACFET/RBFET will be turned on again.

The ACOC function threshold can be set to 3.33X of input DPM current (ChargeOption() bit [7]=1) or function disable(ChargeOption() bit [7]=0, default) via SMBus command

The bq24715 has a cycle-to-cycle peak over-current protection. It monitors the voltage across Rds\_on of the LSFET or the input current sense resistor, and prevents the converter from over current condition. The high-side gate drive turns off when the over-current is detected, and resumes automatically when the over-current condition is gone.

#### 8.3.5 Converter Over-Current Protection

When LODRV pulse is longer than 100ns blanking time, the LSFET OCP is active and the threshold is automatically set to 350mV (ChargeOption() bit [6]=1, default) or 250mV (ChargeOption() bit [6]=0) via SMBus command. The blanking time prevents noise when MOSFET just turn on.

When LODRV pulse is shorter than 100ns blanking time, bq24715 uses 2.5 times of InputCurrent() setting (minimum 45mV) as Vacp-acn protection threshold to turn off the high-side gate drive even the IDPM function is disabled (0x12[1]=0). Please set InputCurrent() to a right value even IDPM is disabled.



# **Feature Description (continued)**

#### 8.3.6 Battery Over-Voltage Protection (BATOVP)

The bq24715 will not allow the BATFET to turn-on when the battery voltage at SRN exceeds 104% of the regulation voltage set-point. This allows quick response to an over-voltage condition – such as occurs when the load is removed or the battery is disconnected. A 4mA current sink from SRP to GND is on only during BATOVP and allows discharging the stored output inductor energy that is transferred to the output capacitors.

# 8.3.7 System Over-Voltage Protection (SYSOVP)

When system voltage is higher than maximum allowed voltage (V<sub>SYSOVP\_RISE</sub>), it is considered as system overvoltage. If SYSOVP is detected, it will latch off ACFET, RBFET, and buck converter to prevent any potential damage to the system due to unexpected short (e.g. high HFET short) or other conditions. Reading chargeoption bit[11]=1 reflect this latch-off protection and writing chargeoption bit[11]=0 clear the latch. Adapter replug-in can also clear the latch.

### 8.3.8 Thermal Shutdown Protection (T<sub>SHUT</sub>)

The QFN package has low thermal impedance, which provides good thermal conduction from the silicon to the ambient, to keep junctions temperatures low. As added level of protection, the charger converter turns off for self-protection whenever the junction temperature exceeds the 155°C. The charger stays off until the junction temperature falls below 135°C. During thermal shut down, the REGN LDO current limit is reduced to 16mA. Once the temperature falls below 135°C, charge can be resumed with soft start.

#### 8.3.9 Adapter Over-Voltage Protection (ACOVP)

The bq24715 uses a fixed ACOVP voltage (26V typ). When VCC pin voltage is higher than  $V_{ACOVP}$ , it is considered as adapter over voltage. ACOK will be pulled low, and charge will be disabled. ACFET will be turned off to disconnect high voltage adapter during ACOVP. BATFET will be turned on if turn-on conditions are valid. See the "ACFET/RBFET and BATFET Control" sections for detail.

When VCC pin voltage falls below 24V and ACDET above 2.4V, it is considered as adapter voltage returns back to normal voltage. ACOK will be pulled high by external pull up resistor. ACFET and RBFET will be turned on to power the converter from adapter.

#### 8.3.10 Adapter Detect and ACOK Output

The bq24715 uses an ACOK comparator to determine the present of adapter on VCC pin. An external resistor voltage divider attenuates the adapter voltage before it goes to ACDET. The  $V_{ACOK\_RISE}$  threshold should make the adapter voltage greater than the maximum battery voltage plus VCC\_SRN (sleep) comparator rising threshold, but lower than the maximum allowed  $V_{ACOVP}$  voltage.

The open drain ACOK output requires external pull up resistor to system digital rail for a high level. It can be pulled to external rail under the following conditions:

- V<sub>ACOVP</sub> > V<sub>VCC</sub> > UVLO;
- V<sub>ACDET</sub> > 2.4V
- V<sub>VCC</sub>-V<sub>SRN</sub> > 675mV (not in sleep mode);

#### 8.3.11 ACFET/RBFET Control

The ACDRV drives a pair of common-source (CMSRC) n-channel power MOSFETs (ACFET: Q1A and RBFET: Q1B) between adapter and converter. The ACFET separates adapter from converter, and provides a limited di/dt when plugging in adapter by controlling the ACFET turn-on time. The RBFET provides battery discharge protection when adapter voltage is lower than battery, and minimizes system power dissipation with its low  $R_{DS(on)}$  compared to a Schottky diode.

When adapter is not present, ACDRV is pulled to CMSRC to keep ACFET and RBFET off. And BATFET is turned on to discharge battery. After adapter is detected (ACDET pin voltage higher than 2.4V), adapter begins to provide power to system.

The gate drive voltage on ACFET and RBFET is  $V_{CMSRC}$ +6V. If the ACFET and RBFET have been turned on for 20ms, and the voltage across ACDRV and CMSRC is still 0.2V below  $V_{ACFET}$ , ACFET and RBFET will be turned off.



# **Feature Description (continued)**

To limit the in-rush current on ACDRV pin and CMSRC pin, a  $4k\Omega$  resistor is recommended on each of the three pins.

To limit the adapter inrush current when ACFET is turned on to provide power converter from adapter, the external Cgs and Cgd capacitor of ACFET must be carefully selected. The larger the Cgs and Cgd capacitance, the slower turn on of ACFET will be and less inrush current of adapter. However, if Cgs and Cgd is too large, the ACDRV-CMSRC voltage may still be low after 20ms turn on time window is expired. To make sure ACFET will not be turned on when adapter is hot plug in, the Cgs value should be 20 times or higher of Cgd.

#### 8.3.12 DPM

When the input current exceeds the input current limit setting and IPM\_EN is enabled (ChargeOption() bit [1]=1), the bq24715 decreases the charge current to provide priority to system load current. As the system current rises, the available charge current drops linearly to zero. Higher systems loads can be drawn from the battery, battery discharges and BATFET is turned on when discharge current is higher than 256mA.

To reduce the risk for overcharging battery at battery insertion, please disable charge if the battery is absent.

#### 8.3.13 Buck Converter Power up

After the ACFET is turned on, the converter is enabled and the HSFET and LSFET start switching. Every time the buck converter is started, the IC automatically applies soft-start (no soft-start when exit LEARN) on buck output current to avoid any overshoot or stress on the output capacitors or the power converter. The buck output current starts at 128mA, and the step size is 64mA in CCM mode for a  $10m\Omega$  current sensing resistor. Each step lasts around 24µs in CCM mode, until it reaches the programmed charge current limit. No external components are needed for this function.

When power up, converter output voltage is default value set by CELL pin configuration. After converter starts switching about 100ms, CELL pin setting is locked. If CELL pin is pulled to LOW when power-up, converter output is default 2S for bg24715.

#### 8.4 Device Functional Modes

#### 8.4.1 LDO Mode and Minimum System Voltage

The BATDRV drives a p-channel BATFET between converter output (system node) and battery to provide a charge and discharge path for battery. When battery voltage is below the minimum system voltage setting, this BATFET works in linear mode as LDO (default chargeoption() bit[2]=1, the precharge current is set by ChargeCurrent() and clamped below 384mA) thus to keep system node voltage always higher than the minimum system voltage setting. If battery voltage reaches the minimum system voltage, BATFET fully turns on. This LDO function can be optionally disabled by set "LDO Mode Enable" bit low (chargeoption() bit[2]=0) and BATFET is fully turned on. At this condition, the battery pack internal circuit will maintain battery terminal voltage higher than system minimum voltage. And the precharge current also determined by battery pack internal circuit.

Product Folder Links: bq24715

Copyright © 2013-2016, Texas Instruments Incorporated



# **Device Functional Modes (continued)**




Figure 6. ChargeOption[2] (LDO Mode)

### 8.4.2 PWM Mode Converter Operation

The synchronous buck PWM converter uses a fixed frequency voltage control scheme and internal type III compensation network. The LC output filter gives a characteristic resonant frequency

$$f_{o} = \frac{1}{2\pi\sqrt{L_{o}C_{o}}} \tag{1}$$

The resonant frequency fo is used to determine the compensation to ensure there is sufficient phase margin for the target bandwidth. Suggested component value as charge current of 800Hz default switching frequency is shown in Table 8.

Ceramic capacitors show a dc-bias effect. This effect reduces the effective capacitance when a dc-bias voltage is applied across a ceramic capacitor, as on the output capacitor of a charger. The effect may lead to a significant capacitance drop, especially for high output voltages and small capacitor packages. See the manufacturer's data sheet about the performance with a dc bias voltage applied. It may be necessary to choose a higher voltage rating or nominal capacitance value in order to get the required value at the operating point.

Table 1. Suggested Component Value as Output Current of Default 800-kHz Switching Frequency

Component	Recommended Value
Output Inductor Lo (µH)	3.3 or 2.2
System node capacitor (µF)	47- 350 <sup>(1)</sup>
SRN node Capacitor Co (µF)	0.1-1
Sense Resistor (m $\Omega$ )	10

(1) If system capacitance is higher than  $350\mu F$ , please contact TI technical support.

The bq24715 has four loops of regulation: input current, charge current, charge voltage and minimum system voltage. The four loops are brought together internally at the error amplifier. The maximum voltage of the four loops appears at the output of the error amplifier EAO. An internal saw-tooth ramp is compared to the internal error control signal EAO to vary the duty-cycle of the converter.

When the battery charge voltage approaches the input voltage, EAO signal is allowed to exceed the saw-tooth ramp peak in order to get a 100% duty-cycle. If voltage across BTST and PHASE pins falls below  $V_{BTST\_REFRESH}$ , a refresh cycle starts and low-side n-channel power MOSFET is turned on to recharge the BTST capacitor. It can achieve duty cycle of up to 99.5% with pulse skip.

Copyright © 2013–2016, Texas Instruments Incorporated



#### 8.4.3 Continuous Conduction Mode (CCM)

With sufficient charge current, the inductor current never crosses zero, which is defined as Continuous Conduction Mode. The controller starts a new cycle with ramp coming up from 200mV. As long as EAO voltage is above the ramp voltage, the high-side MOSFET (HSFET) stays on. When the ramp voltage exceeds EAO voltage, HSFET turns off and low-side MOSFET (LSFET) turns on. At the end of each switching cycle, ramp gets reset and LSFET turns off, ready for the next cycle. There is always break-before-make logic during transition to prevent cross-conduction and shoot-through. During the dead time when both MOSFETs are off, the body-diode of the low-side power MOSFET conducts the inductor current.

During CCM mode, the inductor current is always flowing and creates a fixed two-pole system. Having the LSFET turn-on keeps the power dissipation low, and allows safely at high output currents.

#### 8.4.4 Discontinuous Conduction Mode (DCM)

When LSFET is turned on, the inductor current will decrease. If this current goes to zero, the converter enters Discontinuous Conduction Mode. Every cycle, when the voltage across ACP and ACN falls below 1.25mV (125mA on  $10m\Omega$ ), the light-load comparator turns off LSFET to avoid negative inductor current, which may boost the system via the body diode of HSFET. There is also a cycle-by-cycle converter under-current comparator monitor the LFET current and prevent it goes negative.

During the DCM mode the loop response automatically changes. It changes to a single pole system and the pole is proportional to the load current.

#### 8.4.5 **PFM Mode**

In order to improve converter light-load efficiency, the bq24715 switches to PFM control at light load with charge disable or charge in LDO mode. The effective switching frequency will decrease accordingly when system load decreases. The minimum frequency can be limit to 40kHz if set IDPM\_EN bit high (ChargeOption() bit[10]=1). To have higher light load efficiency, set "Audio Frequency Limit" bit low (Chargeoption() bit[10]=0, default).

#### 8.4.6 Learn Mode

A battery LEARN cycle can be activated via SMBus "LEARN Enable" command (ChargeOption() bit[5]=1 enable Learn Mode). When LEARN is enabled with an adapter connected, the system power switch to battery by turning off converter and keep ACFET/BATFET on. Learn mode allows the battery to discharge in order to calibrate the battery gas gauge over a complete discharge/charge cycle. When LEARN is disabled, the system power switch to adapter by turning on converter in a few hundreds µs.

The bq24715 also supports hardware pin to exist LEARN mode by pulling CELL to GND. When Cell pin is pulled to GND,bq24715 resets "LEARN Enable" (ChargeOption() bit[5]) and IDPM\_EN (ChargeOption() bit[1]), and reset chargevoltage() and chargecurrent().

# 8.4.7 I<sub>DPM</sub> Disable at Battery Removal

Submit Documentation Feedback

CELL pull to GND can also be used to disable I<sub>DPM</sub> function automatically when battery is removed.

When battery present, IOUT monitors discharge current and CPU can do throttling when IOUT is higher than battery discharge limit.

When battery is removed, CELL is pulled to GND. IC disables input DPM function and switch IOUT to monitor input current, thus CPU throttling when IOUT higher than limit.

After insert battery back, EC need set bit[1]=1 to enable IDPM function.

- Customer who has external discharge current monitor can set "FIX IOUT" ChargeOption() bit[3]=1 and "IOUT Selection" ChargeOption() bit[4]=0 to have fixed IOUT monitoring adapter current.
- Customer who has external adapter current monitor can set "FIX IOUT" ChargeOption() bit[3]=1 and "IOUT Selection" ChargeOption() bit[4]=1 to have fixed IOUT monitoring discharge current.

Product Folder Links: bq24715

Copyright © 2013-2016, Texas Instruments Incorporated



# 8.5 Programming

#### 8.5.1 SMBus Communication

#### 8.5.1.1 SMBus Interface

The bq24715 supports SMBus communication interface. Gas gauge broadcasting mode is supported.

The bq24715 operates as a slave, receiving control inputs from the embedded controller host through the SMBus interface. The device uses a simplified subset of the commands documented in System Management Bus Specification V1.1, which can be downloaded from <a href="https://www.smbus.org">www.smbus.org</a>. The bq24715 uses the SMBus Read-Word and Write-Word protocols (Figure 7) to communicate with the smart battery. The bq24715 performs only as a SMBus slave device with address 0b00010010 (0x12H) and does not initiate communication on the bus. In addition, the device has two identification registers a 16-bit device ID register (0xFFH) and a 16-bit manufacturer ID register (0xFEH).

SMBus communication is enabled with the following conditions:

V<sub>VCC</sub> or V<sub>SRN</sub> is above UVLO;

The data (SDA) and clock (SCL) pins have Schmitt-trigger inputs that can accommodate slow edges. Choose pull-up resistors ( $10k\Omega$ ) for SDA and SCL to achieve rise times according to the SMBus specifications. Communication starts when the master signals a START condition, which is a high-to-low transition on SDA, while SCL is high. When the master has finished communicating, the master issues a STOP condition, which is a low-to-high transition on SDA, while SCL is high. The bus is then free for another transmission. Figure 2 and Figure 3 show the timing diagram for signals on the SMBus interface. The address byte, command byte, and data bytes are transmitted between the START and STOP conditions. The SDA state changes only while SCL is low, except for the START and STOP conditions. Data is transmitted in 8-bit bytes and is sampled on the rising edge of SCL. Nine clock cycles are required to transfer each byte in or out of the bq24715 because either the master or the slave acknowledges the receipt of the correct byte during the ninth clock cycle. The bq24715 supports the charger commands as described in Table 2.

#### 8.5.1.1.1 Write-Word Format

S	SLAVE ADDRESS	W	ACK	COMMAND BYTE	ACK	LOW DATA BYTE	ACK	HIGH DATA BYTE	ACK	Р
	7 BITS	1b	1b	8 BITS	1b	8 BITS	1b	8 BITS	1b	
	MSB LSB	0	0	MSB LSB	0	MSB LSB	0	MSB LSB	0	

Preset to 0b0001001

ChargeCurrent() = 0x14H ChargeVoltage() = 0x15H InputCurrent() = 0x3FH MinSysVoltage() = 0x3EH ChargeOption() = 0x12H D7 D0 D15 D0

#### 8.5.1.1.2 Read-Word Format

s	SLAVE ADDRESS	w	ACK	COMMAND BYTE	ACK	s	SLAVE ADDRESS	R	ACK	LOW DATA BYTE	ACK	HIGH DATA BYTE	NACK	Р
	7 BITS	1b	1b	8 BITS	1b		8 BITS	1b	1b	8 BITS	1b	8 BITS	1b	
	MSB LSB	0	0	MSB LSB	0		MSB LSB	1	0	MSB LSB	0	MSB LSB	1	

Preset to 0b0001001

DeviceID() = 0xFFH
ManufactureID() = 0xFEH
ChargeCurrent() = 0x14H
ChargeVoltage() = 0x15H
InputCurrent() = 0x3FH
MinSysVoltage() = 0x3EH
ChargeOption() = 0x12H

Preset to 0b0001001

D7 D0

D15 D0



LEGEND:

S = START CONDITION OR REPEATED START CONDITION ACK = ACKNOWLEDGE (LOGIC-LOW) W = WRITE BIT (LOGIC-LOW) P = STOP CONDITION NACK = NOT ACKNOWLEDGE (LOGIC-HIGH) R = READ BIT (LOGIC-HIGH)

MASTER TO SLAVE SLAVE TO MASTER

Figure 7. SMBus Write-Word and Read-Word Protocols

#### 8.5.1.2 SMBus Commands

The bq24715 supports seven battery-charger commands that use either Write-Word or Read-Word protocols, as summarized in Table 2. ManufacturerID() and DeviceID() can be used to identify the bq24715. The ManufacturerID() command always returns 0x0040H and the DeviceID() command always returns 0x0010H.

**Table 2. Battery Charger Command Summary** 

F	REGISTER		DECORIDEION	COMMENT
ADDRESS	NAME	READ/WRITE	DESCRIPTION	COMMENT
0x12H	ChargeOption()	Read or Write	Charger Options Control	Default E144H
				Default 0mA, 64mA Step
				• Range:128mA -8.128A
0x14H	ChargeCurrent()	Read or Write	7-Bit Charge Current Setting	Bit [15] [14][13] value is ignored and counted as zero.     Any value below 64mA results in zero.     Write 64mA only is ignored
				0mA disable charge
				• Default 2S-9V, 3S-13.5V;
		nargeVoltage() Read or Write	11 Dit Charge Valtage	● 16mV Step
0x15H	MaxChargeVoltage()		11-Bit Charge Voltage Setting	• Range: 4.096V – 14.5V
				Any value below 4.096V results in default value; not allow chargervoltage lower than minsystemvoltage
				Default 2S-6.144V, 3S-9.216V;
			6-Bit Minimum System	• 256mV Step
0x3EH	MinSystemVoltage()	Read or Write	Voltage Setting	• Range: 4.096V – 14.5V
				<ul> <li>Any value out of range is ignored; not allow minsystemvoltage higher than chargervoltage.</li> </ul>
				Default 3.2A, 64mA Step
0x3FH	InputCurrent()	Read or Write	7-Bit Input Current Setting	• Range:128mA -8.064A
				Any value out of range is ignored.
0xFEH	ManufacturerID()	Read Only	Manufacturer ID	0x0040H
0xFFH	DeviceID()	Read Only	Device ID	0x0010H



# 8.5.1.3 Setting Charger Options

By writing ChargeOption() command (0x12H or 0b00010010), bq24715 allows users to change several charger options after POR (Power On Reset) as shown in Table 3.

Table 3. Charge Options Register (0x12H)

BIT	BIT NAME	DESCRIPTION
[15]	LOWPOWER	Effective on BAT power only (ACDET<0.6 or VCC <uvlo) 0:="" 1:="" <default="" @="" are="" current="" current,="" discharge="" lower="" monitoring="" off="" on="" por="" quiescent="" turn="" turned=""></uvlo)>
[14:13]	WATCHDOG Timer Adjust	Set maximum delay between consecutive SMBus Write charge voltage or charge current command. The charge will be suspended if IC does not receive write charge voltage or write charge current command within the watchdog time period and watchdog timer is enabled.  The charge will be resumed after receive write charge voltage or write charge current command when watchdog timer expires and charge suspends.  00: Disable Watchdog Timer  01: Enabled, 44 sec  10: Enabled, 88 sec  11: Enable Watchdog Timer (175s) <default @="" por=""></default>
[12]	SYSOVP	Converter latch-off when sysovp is detected. 0: 15.1 V for 3s; 10.1 V for 2s <default @="" por=""> 1: 17.0 V for 3s, 11.3 V for 2s</default>
[11]	SYSOVP status& clear	0: not OVP (default; write 0 to clear the OVP status) 1: OVP latch (read only)
[10]	Audio Frequency Limit	<ul><li>0: No limit of switching frequency <default @="" por=""></default></li><li>1: Set minimum switching frequency to 40 kHz to avoid audio noise</li></ul>
[9:8]	Switching Frequency Setting	00:600kHz 01:800kHz <default @="" por=""> 10: 1MHz 11: 800 kHz</default>
[7]	ACOC setting	ACOC protection threshold by detecting the ACP_ACN voltage.  0: function is disable <default @="" por=""> 1: 333% IDPM</default>
[6]	LSFET OCP threshold	When LSFET is ON, check the Rdson voltage drop, limit the current cycle-by-cycle 0: 250mV   1: 350mV   4efault>
[5]	LEARN Enable	IC turns off buck converter (ACFET and RBFET still on), and turns on BATFET to support battery discharge mode. Set this bit 0 will stop LEARN mode and turn on buck converter back. Can be used to support battery LEARN mode  0: Disable LEARN Mode <default @="" por=""> 1: Enable LEARN Mode</default>
[4]	IOUT Selection	When bit[3]=1, bit[4] serve as input 0: IOUT is the 40x adapter current amplifier output 1: IOUT is the 16x discharge current amplifier output When bit[3]=0, bit[4] serve as output (indicate IOUT selection) 0: IOUT the 40x adapter current amplifier output; when IDPM is disabled <default @="" por=""> 1: IOUT is the 16x discharge current amplifier output; when IDPM is enabled</default>
[3]	FIX IOUT	0: switch IOUT based on IDPM_EN <default @="" por=""> 1: select IOUT based on bit[4]</default>
[2]	LDO Mode Enable	0: Disable LDO mode. BATFET ON. Precharge current is set by battery pack LDO.  1: Enable LDO mode - Precharge current is set by ChargeCurrent() and clamped below 384mA <default@por></default@por>
[1]	IDPM_EN	0: Disable <default @="" por=""> 1: Enable</default>
[0]	Charge Inhibit	0: Enable Charge <default @="" por=""> 1: Inhibit Charge</default>



### 8.5.1.4 Setting the Charge Current

To set the charge current, write a 16bit ChargeCurrent() command (0x14H or 0b00010100) using the data format listed in Table 6. With  $10m\Omega$  sense resistor, the bq24715 provides a charge current range of 128mA to 8.128A, with 64mA step resolution. Sending ChargeCurrent() below 64mA clears the register and terminates charging. Upon POR, charge current is 0 A. A 0.1- $\mu$ F capacitor between SRP and SRN for differential mode filtering is recommended,  $0.1\mu$ F capacitor between SRN and ground for common mode filtering, and an optional  $0.1\mu$ F capacitor between SRP and ground for common mode filtering.

The SRP and SRN pins are used to sense  $R_{SNS}$  with default value of  $10m\Omega$ . However, resistors of other values can also be used. For a larger sense resistor, a larger sense voltage is given, and a higher regulation accuracy; but, at the expense of higher conduction loss.

Because writing valid 0x14H will enable charge, even if 0x15H is not changed (0x15H has default value at start-up). EC needs write 0x15H – (charge voltage) first, then write 0x14H – (charge current). After enable charge, IC will regulate the charge voltage and current at 0x14H and 0x15H setting to reduce the risk for overcharging battery. Also, please keep 0x14H register at zero if the battery is absent.

Table 4. Charge Current Register (0x14H), using 10-m $\Omega$  Sense Resistor

BIT	BIT NAME	DESCRIPTION
0	_	Not used.
1	_	Not used.
2	_	Not used.
3	_	Not used.
4		Not used.
5		Not used.
6	Charge Current, DACICHG 0	0 = Adds 0mA of charger current. 1 = Adds 64mA of charger current.
7	Charge Current, DACICHG 1	0 = Adds 0mA of charger current. 1 = Adds 128mA of charger current.
8	Charge Current, DACICHG 2	0 = Adds 0mA of charger current. 1 = Adds 256mA of charger current.
9	Charge Current, DACICHG 3	0 = Adds 0mA of charger current. 1 = Adds 512mA of charger current.
10	Charge Current, DACICHG 4	0 = Adds 0mA of charger current. 1 = Adds 1024mA of charger current.
11	Charge Current, DACICHG 5	0 = Adds 0mA of charger current. 1 = Adds 2048mA of charger current.
12	Charge Current, DACICHG 6	0 = Adds 0mA of charger current. 1 = Adds 4096mA of charger current.
13	_	Not used.
14		Not used.
15	_	Not used.

Product Folder Links: bq24715



### 8.5.1.5 Setting the Max Charge Voltage

To set the output charge regulation voltage, write a 16bit MaxChargeVoltage() command (0x15H or 0b00010101) using the data format listed in Table 5. The bq24715 provides charge voltage range from 4.096 V to 9.6 V (2S setting) or 14.5 V (3S setting), with 16mV step resolution. Upon POR, Max charge voltage limit is 13.504 V for 3S setting (CELL=HIGH) or 9.008 V for 2S setting (CELL pin floating). Any value below 4.096 V results in default value.

If enable charge without writing any command to 0x15 register, the MaxChargeVoltage() is automatically changed to 8.4 V (2S setting) or 12.6 V (3S setting). If disable charge without writing any command to 0x15 register ever, the MaxChargeVoltage() automatically goes back to POR value. Once writing a valid number to 0x15 register, the MaxChargeVoltage() doesn't automatically change between enable charge and disable charge.

The SRN pin is used to sense the battery voltage for voltage regulation and should be connected as close to the battery as possible, and directly place a decoupling capacitor (0.1 µF recommended) as close to IC as possible to decouple high frequency noise.

Table 5. Max Charge Voltage Register (0x15H)

BIT	BIT NAME	DESCRIPTION
0	_	Not used.
1	_	Not used.
2	_	Not used.
3	_	Not used.
4	Charge Voltage, DACV 0	<ul><li>0 = Adds 0mV of charger voltage.</li><li>1 = Adds 16mV of charger voltage.</li></ul>
5	Charge Voltage, DACV 1	<ul><li>0 = Adds 0mV of charger voltage.</li><li>1 = Adds 32mV of charger voltage.</li></ul>
6	Charge Voltage, DACV 2	0 = Adds 0mV of charger voltage. 1 = Adds 64mV of charger voltage.
7	Charge Voltage, DACV 3	0 = Adds 0mV of charger voltage. 1 = Adds 128mV of charger voltage.
8	Charge Voltage, DACV 4	0 = Adds 0mV of charger voltage. 1 = Adds 256mV of charger voltage.
9	Charge Voltage, DACV 5	0 = Adds 0mV of charger voltage. 1 = Adds 512mV of charger voltage.
10	Charge Voltage, DACV 6	0 = Adds 0mV of charger voltage. 1 = Adds 1024mV of charger voltage.
11	Charge Voltage, DACV 7	0 = Adds 0mV of charger voltage. 1 = Adds 2048mV of charger voltage.
12	Charge Voltage, DACV 8	0 = Adds 0mV of charger voltage. 1 = Adds 4096mV of charger voltage.
13	Charge Voltage, DACV 9	0 = Adds 0mV of charger voltage. 1 = Adds 8192mV of charger voltage.
14	Charge Voltage, DACV 9	0 = Adds 0mV of charger voltage. 1 = Adds 16384mV of charger voltage.
15	_	Not used.



# 8.5.1.6 Setting the Minimum System Voltage

To set the minimum system voltage, write a 16bit MinSystemVoltage() command (0x3EH or 0b00111110) using the data format listed in Table 6. The bq24715 provides minimum system voltage range from 4.096 V up to maximum charge voltage, with 256 mV step resolution. Any MinSystemVoltage() below 4.096 V. Upon POR (set via CELL), charge voltage limit is 6.144 V for 2S setting and 9.216 V for 3S setting.

Table 6. Minimum System Voltage Register (0x3EH)

BIT	BIT NAME	DESCRIPTION
0	_	Not used.
1	_	Not used.
2	_	Not used.
3	_	Not used.
4	_	Not used.
5	_	Not used.
6	_	Not used.
7	_	Not used.
8	Minimum System Voltage, DACMINSV 0	0 = Adds 0mV of system voltage. 1 = Adds 256mV of system voltage.
9	Minimum System Voltage, DACMINSV 1	0 = Adds 0mV of system voltage. 1 = Adds 512mV of system voltage.
10	Minimum System Voltage, DACMINSV 2	0 = Adds 0mV of system voltage. 1 = Adds 1024mV of system voltage.
11	Minimum System Voltage, DACMINSV 3	0 = Adds 0mV of system voltage. 1 = Adds 2048mV of system voltage.
12	Minimum System Voltage, DACMINSV 4	0 = Adds 0mV of system voltage. 1 = Adds 4096mV of system voltage.
13	Minimum System Voltage, DACMINSV 5	0 = Adds 0mV of system voltage. 1 = Adds 8192mV of system voltage.
14		Not used.
15	_	Not used.



#### 8.5.1.7 Setting Input Current

System current normally fluctuates as portions of the system are powered up or put to sleep. With the input current limit, the output current requirement of the AC wall adapter can be lowered, reducing system cost.

The total input current, from a wall cube or other DC source, is the sum of the system supply current and the current required by the charger. When the input current exceeds the set input current limit, the bq24715 decreases the charge current to provide priority to system load current. As the system current rises, the available charge current drops linearly to zero. Keep increasing the system current and the battery will run into supplement mode.

During DPM regulation, the total input current is the sum of the device supply current  $I_{BIAS}$ , the charger input current, and the system load current  $I_{LOAD}$ , and can be estimated as follows:

$$I_{INPUT} = \left[ \frac{I_{LOAD}V_{SYS} + I_{BATTERY} \times V_{BATTERY}}{V_{IN} \times \eta} \right] + I_{BIAS}$$
(2)

where  $\eta$  is the efficiency of the charger buck converter (typically 85% to 95%).

To set the input current limit, write a 16-bit InputCurrent() command (0x3FH or 0b00111111) using the data format listed in Table 7. When using a 10-m $\Omega$  sense resistor, the bq24715 provides an input-current limit range of 128 mA to 8.064 A, with 64 mA resolution. Sending InputCurrent() below 128 mA or above 8.064 A are ignored. Upon POR, default input current limit is 3.2 A.

The ACP and ACN pins are used to sense  $R_{AC}$  with default value of 10 m $\Omega$ . However, resistors of other values can also be used. For a larger sense resistor, larger sense voltage is given, and a higher regulation accuracy; but, at the expense of higher conduction loss.

Table 7. Input Current Register (0x3FH), Using 10-m $\Omega$  Sense Resistor

BIT	BIT NAME	DESCRIPTION
0	_	Not used.
1	_	Not used.
2	_	Not used.
3	_	Not used.
4	_	Not used.
5	_	Not used.
6	Input Current, DACIIN 0	0 = Adds 0mA of input current. 1 = Adds 64mA of input current.
7	Input Current, DACIIN 1	0 = Adds 0mA of input current. 1 = Adds 128mA of input current.
8	Input Current, DACIIN 2	0 = Adds 0mA of input current. 1 = Adds 256mA of input current.
9	Input Current, DACIIN 3	0 = Adds 0mA of input current. 1 = Adds 512mA of input current.
10	Input Current, DACIIN 4	0 = Adds 0mA of input current. 1 = Adds 1024mA of input current.
11	Input Current, DACIIN 5	0 = Adds 0mA of input current. 1 = Adds 2048mA of input current.
12	Input Current, DACIIN 6	0 = Adds 0mA of input current. 1 = Adds 4096mA of input current.
13	_	Not used.
14	_	Not used.
15	_	Not used.



# 9 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 9.1 Application Information

The bq24715EVM-115 evaluation module (EVM) is a complete charger module for evaluating the bq24715. The application curves were taken using the bq24715EVM-115. Refer to the EVM user's guide (SLUUA74) for EVM information.

# 9.2 Typical Application



Fs = 800kHz,  $I_{ADPT}$  = 3.0A,  $I_{CHRG}$  = 2.944A,  $I_{SYSTEM}$  = 5A,  $V_{CHRG}$  = 12.592V, 65W adapter and 3S2P battery pack Csys : 200  $\mu$ F is lumped system bus capacitance

Figure 8. Typical Application Circuit



# **Typical Application (continued)**

Table 8. Component List for Figure 8

PART DESIGNATOR	QTY	DESCRIPTION
C1, C3, C4, C9, C13,	5	Capacitor, Ceramic, 0.1 µF, 25 V, 10%, X7R, 0603
C2, C5, C7, C12	2	Capacitor, Ceramic, 1 µF, 25 V, 10%, X7R, 0603
C6, C10	4	Capacitor, Ceramic, 10 µF, 25 V, 10%, X7R, 1206
C8	1	Capacitor, Ceramic, 0.04 7µF, 25 V, 10%, X7R, 0603
C11	1	Capacitor, Ceramic, 100 pF, 25 V, 10%, X7R, 0603
Csys	1	Capacitor, Electrolytic, 220 μF, 25 V
D1, D2	2	Diode, Schottky, 30 V, 200 mA, SOT-23, Fairchild, BAT54
Q1	1	Dual N-channel MOSFET, 30 V, SON3.3X3.3, TI, CSD87312Q3E
Q2	1	P-channel MOSFET, -20 V, SON3.3X3.3, TI, CSD25401Q3
Q3, Q4	2	N-channel MOSFET, 30 V, SON3.3X3.3, TI, CSD17308Q3
L1	1	Inductor, SMT, 9.2 A, 16.5mohm, Vishay, IHLP3232DZER3R3M01
R1	1	Resistor, Chip, 43 0 kΩ, 1/10W, 1%, 0603
R2	1	Resistor, Chip, 66.5 kΩ, 1/10W, 1%, 0603
R3, R4	2	Resistor, Chip, 4.02 kΩ, 1/10W, 1%, 0603
R5	1	Resistor, Chip, 15 Ω, 1/4W, 5%, 0603
R6	1	Resistor, Chip, 10 Ω, 1/4W, 1%, 1206
R7, R8, R9	3	Resistor, Chip, 10.0 kΩ, 1/10W, 1%, 0603
RAC, Rsns	2	Resistor, Chip, 0.01 Ω, 1/2W, 1%, 1206
U1	1	Charger controller, 20-pin VQFN, TI, bq24715RGR

# 9.2.1 Design Requirements

For this example, use the following as the input parameters.

**Table 9. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
Input Voltage	17.7 V < Adapter Voltage < 24 V
Input Current Limit	3.2 A for 65-W adapter
Battery Charge Voltage	8400 mV for 2s battery
Battery Charge Current	4096 mA for 3s battery
Minimum System Voltage	6144 mA for 2s battery

#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Inductor Selection

The bq24715 has three selectable fixed switching frequency. Higher switching frequency allows the use of smaller inductor and capacitor values. Inductor saturation current should be higher than the charging current ( $I_{CHG}$ ) plus half the ripple current ( $I_{RIPPLE}$ ):

$$I_{SAT} \ge I_{CHG} + (1/2)I_{RIPPLE}$$
 (3)

The inductor ripple current depends on input voltage  $(V_{IN})$ , duty cycle  $(D = V_{OUT}/V_{IN})$ , switching frequency  $(f_S)$  and inductance (L):

$$I_{RIPPLE} = \frac{V_{IN} \times D \times (1 - D)}{f_{S} \times L}$$
(4)

The maximum inductor ripple current happens with D = 0.5 or close to 0.5. For example, the battery charging voltage range is from 9V to 12.6V for 3-cell battery pack. For 20 V adapter voltage, 10 V battery voltage gives the maximum inductor ripple current. Another example is 4-cell battery, the battery voltage range is from 12 V to 16.8 V, and 12 V battery voltage gives the maximum inductor ripple current.

Copyright © 2013–2016, Texas Instruments Incorporated



Usually inductor ripple is designed in the range of (20-40%) maximum charging current as a trade-off between inductor size and efficiency for a practical design.

### 9.2.2.2 Input Capacitor

Input capacitor should have enough ripple current rating to absorb input switching ripple current. The worst case RMS ripple current is half of the charging current when duty cycle is 0.5. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current occurs where the duty cycle is closest to 50% and can be estimated by Equation 5:

$$I_{CIN} = I_{CHG} \times \sqrt{D \times (1 - D)}$$
(5)

Low ESR ceramic capacitor such as X7R or X5R is preferred for input decoupling capacitor and should be placed to the drain of the high side MOSFET and source of the low side MOSFET as close as possible. Voltage rating of the capacitor must be higher than normal input voltage level. 25-V rating or higher capacitor is preferred for 19-20 V input voltage. 10-20  $\mu$ F capacitance is suggested for typical of 3-4 A charging current.

Ceramic capacitors show a dc-bias effect. This effect reduces the effective capacitance when a dc-bias voltage is applied across a ceramic capacitor, as on the input capacitor of a charger. The effect may lead to a significant capacitance drop, especially for high input voltages and small capacitor packages. See the manufacturer's data sheet about the performance with a dc bias voltage applied. It may be necessary to choose a higher voltage rating or nominal capacitance value in order to get the required value at the operating point.

#### 9.2.2.3 Output Capacitor

Output capacitor also should have enough ripple current rating to absorb output switching ripple current. The output capacitor RMS current is given:

$$I_{COUT} = \frac{I_{RIPPLE}}{2 \times \sqrt{3}} \approx 0.29 \times I_{RIPPLE}$$
(6)

The preferred ceramic capacitor is 25V X7R or X5R for output capacitor. Capacitance of  $47\mu$ F ~  $350\mu$ F is suggested for the output capacitor. Place the capacitors after charging current sensing resistor to get the best charge current regulation accuracy.

Ceramic capacitors show a dc-bias effect. This effect reduces the effective capacitance when a dc-bias voltage is applied across a ceramic capacitor, as on the output capacitor of a charger. The effect may lead to a significant capacitance drop, especially for high output voltages and small capacitor packages. See the manufacturer's data sheet about the performance with a dc bias voltage applied. It may be necessary to choose a higher voltage rating or nominal capacitance value in order to get the required value at the operating point.

#### 9.2.2.4 Power MOSFETs Selection

Two external N-channel MOSFETs are used for a synchronous switching battery charger. The gate drivers are internally integrated into the IC with 6V of gate drive voltage. 30V or higher voltage rating MOSFETs are preferred for 19-20 V input voltage.

Figure-of-merit (FOM) is usually used for selecting proper MOSFET based on a tradeoff between the conduction loss and switching loss. For the top side MOSFET, FOM is defined as the product of a MOSFET's on-resistance,  $R_{DS(ON)}$ , and the gate-to-drain charge,  $Q_{GD}$ . For the bottom side MOSFET, FOM is defined as the product of the MOSFET's on-resistance,  $R_{DS(ON)}$ , and the total gate charge,  $Q_{G}$ .

$$FOM_{top} = R_{DS(on)} \times Q_{GD}; FOM_{bottom} = R_{DS(on)} \times Q_{G}$$
(7)

The lower the FOM value, the lower the total power loss. Usually lower  $R_{DS(ON)}$  has higher cost with the same package size.

The top-side MOSFET loss includes conduction loss and switching loss. It is a function of duty cycle (D=V<sub>OUT</sub>/V<sub>IN</sub>), charging current (I<sub>CHG</sub>), MOSFET's on-resistance (R<sub>DS(ON)</sub>), input voltage (V<sub>IN</sub>), switching frequency (f<sub>S</sub>), turn on time (t<sub>on</sub>) and turn off time (t<sub>off</sub>):

$$P_{\text{top}} = D \times I_{\text{CHG}}^2 \times R_{\text{DS(on)}} + \frac{1}{2} \times V_{\text{IN}} \times I_{\text{CHG}} \times (t_{\text{on}} + t_{\text{off}}) \times f_{\text{s}}$$
(8)



The first item represents the conduction loss. Usually MOSFET  $R_{DS(ON)}$  increases by 50% with 100°C junction temperature rise. The second term represents the switching loss. The MOSFET turn-on and turn-off times are given by:

$$t_{on} = \frac{Q_{SW}}{I_{on}}, \quad t_{off} = \frac{Q_{SW}}{I_{off}}$$
(9)

where  $Q_{sw}$  is the switching charge,  $I_{on}$  is the turn-on gate driving current and  $I_{off}$  is the turn-off gate driving current. If the switching charge is not given in MOSFET datasheet, it can be estimated by gate-to-drain charge  $(Q_{GD})$  and gate-to-source charge  $(Q_{GS})$ :

$$Q_{SW} = Q_{GD} + \frac{1}{2} \times Q_{GS} \tag{10}$$

Gate driving current can be estimated by REGN voltage ( $V_{REGN}$ ), MOSFET plateau voltage ( $V_{plt}$ ), total turn-on gate resistance ( $R_{on}$ ) and turn-off gate resistance ( $R_{off}$ ) of the gate driver:

$$I_{on} = \frac{V_{REGN} - V_{plt}}{R_{on}}, \quad I_{off} = \frac{V_{plt}}{R_{off}}$$
(11)

The conduction loss of the bottom-side MOSFET is calculated with the following equation when it operates in synchronous continuous conduction mode:

$$P_{\text{bottom}} = (1 - D) \times I_{\text{CHG}}^2 \times R_{\text{DS(on)}}$$
(12)

When charger operates in non-synchronous mode, the bottom-side MOSFET is off. As a result all the freewheeling current goes through the body-diode of the bottom-side MOSFET. The body diode power loss depends on its forward voltage drop  $(V_F)$ , non-synchronous mode charging current  $(I_{NONSYNC})$ , and duty cycle (D).

$$P_D = V_F \times I_{NONSYNC} \times (1 - D)$$
 (13)

The maximum charging current in non-synchronous mode can be up to 0.25 A for a  $10m\Omega$  charging current sensing resistor or 0.5A if battery voltage is below 2.5 V. The minimum duty cycle happens at lowest battery voltage. Choose the bottom-side MOSFET with either an internal Schottky or body diode capable of carrying the maximum non-synchronous mode charging current.

#### 9.2.2.5 Input Filter Design

During adapter hot plug-in, the parasitic inductance and input capacitor from the adapter cable form a second order system. The voltage spike at VCC pin maybe beyond IC maximum voltage rating and damage IC. The input filter must be carefully designed and tested to prevent over voltage event on VCC pin.

There are several methods to damping or limit the over voltage spike during adapter hot plug-in. An electrolytic capacitor with high ESR as an input capacitor can damp the over voltage spike well below the IC maximum pin voltage rating. A high current capability TVS Zener diode can also limit the over voltage level to an IC safe level. However these two solutions may not have low cost or small size.

A cost effective and small size solution is shown in Figure 9. The R1 and C1 are composed of a damping RC network to damp the hot plug-in oscillation. As a result the over voltage spike is limited to a safe level. D1 is used for reverse voltage protection for VCC pin. C2 is VCC pin decoupling capacitor and it should be place to VCC pin as close as possible. C2 value should be less than C1 value so R1 can dominant the equivalent ESR value to get enough damping effect. R2 is used to limit inrush current of D1 to prevent D1 getting damage when adapter hot plug-in. R2 and C2 should have 10us time constant to limit the dv/dt on VCC pin to reduce inrush current when adapter hot plug in. R1 has high inrush current. R1 package must be sized enough to handle inrush current power loss according to resistor manufacturer's datasheet. The filter components value always need to be verified with real application and minor adjustments may need to fit in the real application circuit.







Figure 9. Input Filter

### 9.2.3 Application Curves


Table 10. Table of Graphs




Submit Documentation Feedback

Copyright © 2013–2016, Texas Instruments Incorporated









# 10 Power Supply Recommendations

When adapter is attached, and ACOK goes HIGH, the system is connected to adapter through ACFET/RBFET. An external resistor voltage divider attenuates the adapter voltage before it goes to ACDET. The adapter detect threshold should typically be programmed to a value greater than the maximum battery voltage, but lower than the IC maximum allowed input voltage (ACOVP) and system maximum allowed voltage.

When adapter is removed, the system is connected to battery through BATFET. Typically the battery depletion threshold should be greater than the minimum system voltage so that the battery capacity can be fully utilized for maximum battery life.



# 11 Layout

# 11.1 Layout Guidelines

The switching node rise and fall times should be minimized for minimum switching loss. Proper layout of the components to minimize high frequency current path loop (see Figure 20) is important to prevent electrical and magnetic field radiation and high frequency resonant problems. Here is a PCB layout priority list for proper layout. Layout PCB according to this specific order is essential.

- 1. Place input capacitor as close as possible to switching MOSFET's supply and ground connections and use shortest copper trace connection. These parts should be placed on the same layer of PCB instead of on different layers and using vias to make this connection.
- The IC should be placed close to the switching MOSFET's gate terminals and keep the gate drive signal traces short for a clean MOSFET drive. The IC can be placed on the other side of the PCB of switching MOSFETs.
- 3. Place inductor input terminal to switching MOSFET's output terminal as close as possible. Minimize the copper area of this trace to lower electrical and magnetic field radiation but make the trace wide enough to carry the charging current. Do not use multiple layers in parallel for this connection. Minimize parasitic capacitance from this area to any other trace or plane.
- 4. The charging current sensing resistor should be placed right next to the inductor output. Route the sense leads connected across the sensing resistor back to the IC in same layer, close to each other (minimize loop area) and do not route the sense leads through a high-current path (see Figure 21 for Kelvin connection for best current accuracy). Place decoupling capacitor on these traces next to the IC.
- 5. Place output capacitor next to the sensing resistor output and ground.
- 6. Output capacitor ground connections need to be tied to the same copper that connects to the input capacitor ground before connecting to system ground.
- 7. Use single ground connection to tie charger power ground to charger analog ground. Just beneath the IC use analog ground copper pour but avoid power pins to reduce inductive and capacitive noise coupling.
- 8. Route analog ground separately from power ground. Connect analog ground and connect power ground separately. Connect analog ground and power ground together using power pad as the single ground connection point. Or using a  $0\Omega$  resistor to tie analog ground to power ground (power pad should tie to analog ground in this case if possible).
- 9. Decoupling capacitors should be placed next to the IC pins and make trace connection as short as possible.
- 10. It is critical that the exposed power pad on the backside of the IC package be soldered to the PCB ground. Ensure that there are sufficient thermal vias directly under the IC, connecting to the ground plane on the other layers.
- 11. The via size and number should be enough for a given current path.

See the EVM design for the recommended component placement with trace and via locations. For the QFN information, see SCBA017 and SLUA271.



# 11.2 Layout Example




Figure 20. High Frequency Current Path




Figure 21. Sensing Resistor PCB Layout



# 12 Device and Documentation Support

### 12.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

# 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

# 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 19-Oct-2022

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
BQ24715RGRR	ACTIVE	VQFN	RGR	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-20 to 125	BQ715	Samples
BQ24715RGRT	ACTIVE	VQFN	RGR	20	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-20 to 125	BQ715	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 19-Oct-2022

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 30-May-2024

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24715RGRR	VQFN	RGR	20	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q2
BQ24715RGRT	VQFN	RGR	20	250	180.0	12.4	3.75	3.75	1.15	8.0	12.0	Q2

www.ti.com 30-May-2024




# \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24715RGRR	VQFN	RGR	20	3000	346.0	346.0	33.0
BQ24715RGRT	VQFN	RGR	20	250	182.0	182.0	20.0


3.5 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated